

US005272427A

United States Patent [19]

Nold et al.

Patent Number: [11]

5,272,427

[45] Date of Patent: Dec. 21, 1993

FURNACE CONTROL APPARATUS AND **METHOD**

Inventor:

Craig M. Nold, Lexington, Ky.; Mark E. Miller, Versailles, Ky.; Mitchell R.

Rowlette, Berea, Ky.; Robert B.

Brown, Lexington, Ky.

[73] Assignee: Texas Instruments Incorporated.

Dallas, Tex.

[21] Appl. No.: 886,275

[22] Filed: May 20, 1992

[51] Int. Cl.⁵ G05B 13/02; F24H 3/00; G05D 29/00

[52] U.S. Cl. 318/672; 318/62; 318/102; 318/459; 318/471; 318/567; 388/907;

318/472, 51, 53, 59, 62, 66, 67, 101, 102, 103, 443, 445, 484, 668, 671, 672, 634, 641; 388/934, 907.5; 307/38, 39, 40, 41, 115

[56] References Cited

U.S. PATENT DOCUMENTS

4,303,383	12/1981	Black et al 307/115 2
4,341,345	7/1982	Hammer et al 307/39 2
4,345,162	8/1982	Hammer et al 307/3
4,352,349	10/1982	Yoho .
4,648,551	3/1987	Thompson et al
4,659,290	4/1987	Kundert .
4,688,547	8/1987	Ballard et al
4,722,669	2/1988	Kundert .
4,789,330	12/1988	Ballard et al
4,860,231	8/1989	Ballard et al
4,863,372	9/1989	Berlincourt .
4,901,918	2/1990	Geary et al
4,934,925	6/1990	Berlincourt .
4,935,606	6/1990	Geary .
4.935.607	6/1990	Kadwell et al

4,978,896 12/1990 Shah . 5,076,780 12/1991 Erdman


Primary Examiner-Bentsu Ro Attorney, Agent, or Firm-Russell E. Baumann; Richard L. Donaldson; Rene' E. Grossman


ABSTRACT


An electric control for gas furnaces which controls a two speed main blower fan and an induction draft fan based on inputs from a room thermostat, a high limit and an ignition control including a gas valve. The control has a circuit board having a power supply for providing 24 volts DC current source to drive DC relays and a 5 volt DC power source to power a microprocessor. 24 volt AC input signals are coupled to the input ports of the microprocessor through current limiting resistors and to AC ground through pull down resistors. AC ground is also connected to the IRQ port of the microprocessor. The output ports of the microprocessor are connected to a relay driver which in turn is connected to the relays. Several breakaway tabs in the board provide optional features such as eliminating a normally provided draft delay timing function. Test pads are provided on the board so that the board can be tested during manufacture. An optional feature is shown comprising an LED which can be used to indicate the status of the system. Another optional feature incorporates a zener diode and resistor coupled to each input port to increase input thresholds. This feature is provided for use with power stealing electronic thermo-

The control calibrates itself on a continuing periodic basis to read the AC inputs synchronously at the peak of their wave and switches the relays asynchronously based on the real time clock of the microprocessor.


22 Claims, 18 Drawing Sheets




















Fig.4.

INPUT READ ROUTINE




Fig.5.

INPUT CALIBRATION ROUTINE




Fig.6.

PROGRAM OVERVIEW




Fig. 7.

FOR R/LIMIT, GECON, W/IND DFT

Dec. 21, 1993




Fig.8.

FLAG ROUTINE FOR MV




Fig. 9.

DUTPUT FLAG POUTINE




Fig. 10.

OUTPUT ROUTINE





Fig.11.

COUNTER ROUTINE



INDUCED DRAFT OUTPUT ROUTINE




Fig.13.

MEMORY MAP

COUNTERS

GOFFCTR

IDOFFCTR

MVOFFCTR

MVOFFCTR

FLAGS

GFLAG1, GFLAG2 WFLAG1, WFLAG2

MVONFLAG

MVOFFLAG1, MVOFFLAG2

248	3							
<u> </u>	/ 7	6	5	4	3	2	1	0
FLAGREG1	RFLAG	GFLAG1	GFLAG2	WFLAG1	WFLAG2	MVOFFLAG1	MVOFFLAG2	
250	PB 7	6	-		_	_		
INPUTS	<u> </u>	1 0	5 (50)	4	3	2	1	0
MEDIS			G/EON	R/LIMIT	W1	MV		W2
25.	/ 7	6	5	4	3	2	1	0
FLAGREG2	COOL	HEAT	IND DFT		CL_HTFLAC	HT_CLFLAG	TIMEOUT2	TIMEOUT1
	PA2	PA1	PAO					
23	547					2	1	0
OUTPUTS						COOL	HEAT	IND DFT

Fig. 14.

HEAT TRUTH TABLE

	OUTPUT			
RFLAG	MVONFLAG	MVOFFLAG1	MVOFFLAG2	HEAT
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1 .	0	1
0	1	1	1	1
1	0	J	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Fig. 15.

COOL TRUTH TABLE


INP	INPUTS								
G/ECON	GDLYOFF	COOL							
0	0	0							
0	1	1							
1 ·	0	1							
1	1	1							

Fig. 16.

INDUCED DRAFT TRUTH TABLE

	OUTPUT			
RFLAG	MVONFLAG	WFLAG1	WFLAG2	IND DFT ON
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	G	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Fig.17.



Dec. 21, 1993

FURNACE CONTROL APPARATUS AND METHOD

BACKGROUND OF THE INVENTION

This invention relates generally to furnace controls and more specifically to microprocessor based gas furnace controls.

Typically, the control of gas furnaces includes the control of main and induced draft fan motors having selected time delays in conjunction with an ignition control, gas valve and thermostat.

Control of these functions by a microprocessor is known; however, such controls have suffered from the limitation that their timing mechanisms have been more erratic than desirable. Utilizing IC networks such as internal oscillator for timing results in an unsatisfactory tolerance with timing varying plus or minus fifty percent or more. Not only does the timing vary within a particular microprocessor but also from one microprocessor to another. There is a need to provide a control which has significantly improved reliability, particularly in relations to providing consistent timing functions over a wide temperature range, e.g., from minus 25 40° C. To 85° C.

It is an object of the present invention to provide a control for gas furnace controls which has improved, consistent and reliable timing.

control which has timing consistency within plus or minus ten percent over a temperature range of minus 40° C. to 85° C.

Yet another object of the invention is the provision of low cost, reliable and one which results in improved relay contact life.

BRIEF SUMMARY OF THE INVENTION

Briefly, in accordance with the invention, a control 40 circuit controls the heat speed and cool speed of a fan motor based on inputs from a room thermostat, a gas valve and a high limit switch. All the control inputs are 24 VAC signals which are inputted to a microprocessor through current limiting resistors and with the IRQ 45 input connected to the 24 VAC transformer common which, according to a feature of the invention, is used to provide a reference point for reading the input signals. The microprocessor outputs directly drive a relay driver in the form of an array of darlington transistors 50 which operate DC relays. The control circuit has a power circuit providing 24 VAC and a full wave rectified voltage to power the relays as well as 5 VDC required of the microprocessor.

According to a feature of the invention a calibration 55 and induced draft fans respectively; and routine is executed upon initialization and on an ongoing basis to synchronize readings of the AC inputs. The input routine executes as an IRQ interrupt routine and reads the inputs at the peak of the AC signal and must read a selected number of good readings before updat- 60 ing an input register. A one second flag is also derived from this 60 hertz input routine.

According to another feature of the invention the output is executed based on the Real Time Interrupt Clock which operates from the internal oscillator which 65 made in accordance with the invention. is asynchronous to the 60 hertz line frequency. The output port is updated with the contents of the output register on every interrupt.

According to another feature of the invention the main control program causes the inputs to be read and flags set for the present and previous states and based on the status of the flag registers the output register is 5 updated. Timing functions are performed using the one second clock and counting registers. The program verifies that the interrupt routines are working before executing the main program. If an interrupt does not occur within the watchdog period the microprocessor is reset. 10 When the outputs are idle the microprocessor generates an internal reset every 256 seconds.

According to a feature of the invention when the IRQ line is at DC a test sequence occurs on the inputs with the part number, revision number and status out-15 putted. The microprocessor can be put into an accelerated timing mode for further testing.

In a modified embodiment particularly adapted for use with electronic thermostats a selected pull down resistor is connected to the input signal lines along with 20 a zener diode. This results in increased switching threshold voltages from the thermostat and allows compatibility with power stealing thermostats.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic of a system in which a circuit board made in accordance with the invention is used with the board shown by functions performed by the control;

FIG. 2 is a schematic of the FIG. 1 system in which Another object is the provision of a microprocessor 30 the structural components of the circuit board is shown;

FIG. 2a shows the component layout on the circuit board along connections to the several system compo-

FIG. 3 is a simplified version of FIG. 2 showing one a microprocessor furnace control which is of relatively 35 of the AC input signal lines and the microprocessor and several wave forms;

FIG. 3a depicts wave forms relating to FIG. 3;

FIG. 4 shows key steps of an input reading routine used in accordance with the invention along with explanatory material inter-relating signal and common wave forms:

FIG. 5 is the input read routine of FIG. 4:

FIG. 6 is an input calibration routine used in accordance with the invention;

FIG. 7 is a main program overview;

FIG. 8 is a flag routine for R/LIMIT, GECON; W/IND DFT;

FIG. 9 is a flag routine for MV (main valve);

FIG. 10 is an output flag routine;

FIG. 11 is an output routine: FIG. 12 is a counter routine;

FIG. 13 is an induced draft output routine;

FIG. 14 is a memory map;

FIGS. 15-17 are truth tables for heat and cool speeds

FIG. 18 shows a portion of the FIG. 2 schematic modified to provide electronic thermostat compatibil-

DETAILED DESCRIPTION OF THE DRAWINGS

With particular reference to FIG. 1 the several components of the system are shown along with a schematic representation of the functions provided by the control

A 120/24 VAC transformer 10 provides 24 volt AC power to a gas valve solenoid coil 12 and MV terminal on control board 1 through autoigniter control 14. The 24 volt AC power is also connected through a thermal limit 16 to R/Limit terminal on control board 1. Terminals W and G of a room thermostat 32 are connected respectively to terminals W and G/ECON on board 1.

An induced draft fan motor 18 and a two speed fan 5 motor 20 are shown connected across line voltage L1, L2. Energization of fan motor 18 is controlled by a relay coil K3 from an output on board 1 and energization of cool speed and heat speed of fan motor 20 are controlled respectively from outputs on board 1 by 10 relay coils K1 and K2.

Control board 1 is shown with functional blocks 22, 24, 26 and 28. Block 22, which receives an input from terminal MV, main valve, provides a heat fan energization signal with a selected time delay of 30 seconds on 15 and 180 seconds off and an instantaneous induced draft fan energization. Block 24, which receives an input through normally closed thermal limit switch 16, provides a heat fan energization signal, instant on and off and induced draft fan energization, instant on and off. Block 26, which receives a heat request input from terminal W of room thermostat 32, provides an induced draft fan energization signal, instant on and a thirty second delay off. Block 28, which received a manual cool fan request input from room thermostat 32, provides a cool fan motor energization signal, instant on and a sixty second delay off.

Also shown in FIG. 1 are a group of symbols 30 used provide the desired functional outputs which are actually provided in the software routines to be discussed below.

Thus a G signal received from room thermostat 32 turns on the cool fan instantly which remains on for 35 sixty seconds after the signal is turned off at the room thermostat. A W or a heat request signal from the room thermostat is sown going through an OR gate 30a results in the induced draft fan being turned on instantly and remaining on for thirty seconds after the W signal is 40 turned off at the thermostat.

A G input is also shown connected through an invertor 30b to an AND gate 30c whose output is connected to the heat fan coil $\bar{K}2$ so that an on or high signal from block 28 will be converted to a low signal being input to 45 AND gate 30c indicating that a cool speed fan request will override a heat speed fan request.

Thermal limit switch 16 is normally always energized providing a high input to block 24, which is inverted to a low through invertor 30d, and a normal low input to 50 OR gate 30e. When autoigniter control 14 is energized a high will be input to block 22 which will result in a high output from OR gate 30e and, assuming a low cool fan signal, will result in a high from AND gate 30c thereby energizing heat from relay coil K2. Energiza- 55 tion of the gas valve 12 also provides a high input into OR gate 30f which in turn provides a high input to OR gate 30a to energize induced draft fan relay coil K3.

If thermal limit switch 16 opens because of a fault condition it provides a low input to invertor 30g which 60 results in a high input to OR gate 30f thereby providing a high input to OR gate 30a and energization of induced draft fan 18. In addition, unless there is a signal calling for cool fan energization then the opening of thermal limit 16 will cause energization of heat fan relay coil K2 65 by providing a low input to invertor 30d which is changed to high input to OR gate 30e and a high input to AND gate 30c.

Turning now to FIG. 2 a schematic representation is shown of a control circuit made in accordance with the invention along with other components of a gas furnace system with which the control circuit is used. Transformer 10, providing 24 volts AC from line voltage, is connected at the 24 VAC output side to connector Q11 and then through a 5 amp fuse F1 to a full wave bridge comprising diodes CR1, CR1, CR3 and CR4. The transformer common is connected to the bridge through connector Q12. The bridge provides full wave rectified 24 VAC power to drive relays K1, K2 and K3 to be discussed below. Zener diode CR7 suppresses back EMF. Capacitor C2, resistor R15 and capacitor C1, resistor R1 provide 5 volts DC on line VDD for the power supply of microprocessor U2 to be discussed below.

There are several low voltage AC input terminals labeled Y1, Y2, C, G, R, W1, W2 and ECON. Terminals Y1, Y2 are not used in the present embodiment. Terminal C is connected to the transformer common, terminal G is coupled to an output of room thermostat 32 and to input port 3 of microprocessor U2 through a 100K ohm resistor R3 and is connected to common through pull down resistors R12, R13, R14 of 1.5 ohms connected in parallel to provide an equivalent resistance of 500 ohms. Terminal G is also connected to the terminal ECON. A signal on the G terminal results in energizing the manual fan as well as providing a cool request to describe the logic inter-relating the various inputs to 30 as will be explained further below. Terminal W is coupled to an output of room thermostat 32 and to the ignition control module 14, the other side of which is connected to common through the gas valve solenoid coil 12 and to connector Q14. Terminal W1, interconnected with terminal W2, is connected to input port 5 of microprocessor U2 through limiting resistor R6 of 100K ohms and to common through pull down resistor R7 of 50K ohms. Connector Q14 is connected to the 24 VAC output of transformer 10 through 100K ohm pull up resistor R9 and to input port 6 of microprocessor U2 through limiting resistor R8 of 100K ohms. It should be noted that there is no separate pull down resistor required since the main valve itself serves as a pull down resistor. Pull up resistor R9 serves as a safety feature. That is, if for any reason, the gas valve is not correctly wired to the control circuit since there is no pull down resistor to common pull up resistor R9 will always provide a high input thereby turning the induced draft fan on.

> Another input to microprocessor U2 is IRQ port 19 which is a common input received through 100K ohm resistor R2. Clamping diode CR6 connected between port 19 and the 5 volt supply VDD drops the input at 5 volts.

> Microprocessor U2 has two additional, optional inputs provided by breakaway tabs 34, 36. Input port 15 is connected to the 5 volt supply VDD through breakaway tab 36 and to DC ground or common VSS through 10K ohm resistor R10. Normally the system provides a selected period of time that the draft fan is maintained in the energization condition after its energization signal has been removed. This occurs when port 15 is pulled high by its connection with the 5 volt supply VDD. However, if tab 36 is broken off resistor R10 will pull port 15 to ground providing a low. Then the draft fan is turned off at the same time its energization signal has been removed.

· , · , · ...

Similarly, port 17 is connected to the 5 volt supply VDD through tab 34 and to ground VSS through 10K ohm resistor R17. Tab 34 provides a pilot draft option.

Reference numeral 38 indicates a wiring point which is used for testing the control. That is, by placing a 5 5 volt DC input at point 38 the control is placed in a test mode in effect shortening all the normal time delays. Point 38 is connected to port 16 of microprocessor U2 and ground through 10K ohm resistor R16. DC ground VSS is also connected to ports 10 and 7 of microproces- 10 sor U2.

Output ports 11-14 are connected to relay driver integrated circuit U1 at pins 7, 6, 5 and 4 respectively. Relay driver U1 comprises a transistor network which, in effect, switch on relays K1, K2, K3 when the base of 15 the transistors receive an input signal from microprocessor U2. Output pin 12 of relay driver U1 is connected to the coil of relay K3 which has a common contact connected to power connectors Q16, Q17 and a normally open contact connected to connector Q25.

Power connectors Q16, Q17 are connected to switching mechanisms in respective relays K1, K2, K3. Energization of the relay coil of relay K1 through output port 11 will cause the switch to connect power to terminal Q21, the cool speed of the fan motor. Energization 25 of the relay coil of relay K2 through output port 13 will cause the switch to connect power to terminal Q22, the heat speed of the fan motor. Energization of the relay coil of relay K3 through output port 12 will cause the switch to connect power to terminal Q25, the induced 30 draft fan motor.

An optional feature is shown at the dashed line box identified by numeral 40 comprising resistor R18 serially connected to LED between pin 10 of relay drive U1 and common, pin 9. This feature provides a flashing 35 or continuous LED based on the state of the inputs.

Resistor R11 of 39K ohms is connected to pins 1 and 2 of microprocessor U2 to provide a selected rate of oscillation for the internal clock.

The control board is provided with Q9 and Q10 to 40 connect the high limit switch. The high limit switch is normally closed but adapted to open upon an over temperature condition. An economizer function is tied to terminal G. This can be used as an output in a system having an economizer, i.e., an option which, for example, opens a duct to outside fresh air when the manual fan is on.

With reference to FIG. 3 which is a simplified portion of FIG. 2, one of the inputs will be described. With respect to the W terminal, due to the internal structure 50 of the CMOS microprocessor which includes intrinsic diodes on both the P and N channels of the FETs which serve to limit input voltage to 5 volts, a simple current limiting resistor R6 can be inputted to port 5 of microprocessor U2 along with a resistor R7 tied to common. 55 When the room thermostat 32 provides a heat request signal by connecting 24 VAC from transformer 10 a wave form on the W line is shown in FIG. 3a as Won. When terminal W is not energized port 5 of the microprocessor is tied to common with its wave form shown 60 at Woff, which is the same as common.

The 5 volt DC ground coming from the diode bridge is shown at port 10. With respect to DC ground the microprocessor sees a half wave which, because of the diode clamping is a square wave having the line frequency of 60 HZ, the phase of which depends on whether the W terminal is closed or open. When the terminal is closed the wave is 180° out of phase with the

common voltage but when the terminal is open it is in phase with common voltage. In effect when the thermostat calls for heat a connection is made with the high side of the transformer, 180 degrees out of phase with common, and when it does not call for heat the connection is with the common of the transformer. AC common is connected to port 19, the IRQ or special interrupt port of microprocessor U2 through resistor R2. As indicated in FIG. 4, at the block, 42 the IRQ initiates execution of a subroutine whenever it is exposed to the falling edge of an AC input. Thus that routine is directly tied to common and is executed on every falling edge of the square wave. According to the routine, block 44, there is a delay of a quarter of a wave length and then the input port, in this case port 5, block 46, is read and inputted to the input register 48 for use in the main routine and a 60 HZ counter is incremented, block 50. After sixty counts, block 52, (i.e., one second) a flag is set so that the timing information can be transferred to 20 the main routine. Thus the subroutine is executed with the input register 48 updated on every falling edge of the 60 HZ wave.

The specific delay of a quarter of a wave length is determined by the relationship between the microprocessor clock and the AC clock or frequency. At the beginning of the main routine while the interrupt is masked a subroutine reads the real time clock counter, then when the edge of the wave at port 19 goes high, an active low, the real time clock is read. When the IRQ goes low again (one cycle of the 60 HZ later) the real time clock is read again so that the number of clock pulses the oscillator has gone through during this cycle can be determined. The oscillator runs much faster, for example, in the order of 2 megahertz. The result, which varies from chip to chip, is used to synchronize the real time clock and the line clock and derive how many oscillations are in a quarter cycle. Once this calibration routine is accomplished a clear interrupt is generated so that the IRQ input is enabled to start working in the main program reading the input signals at the high point of the signal wave.

The relays are actuated asynchronously in order to have the contacts close randomly with respect to the AC line wave so that the load is more evenly distributed on the contacts. That is effected by using the real time or internal clock. A real time interrupt which counts directly from the oscillations at the real time clock sets a real time interrupt flag (RTIF) thereby generating an internal interrupt to execute a subroutine used for the output. When the real time interrupt flag is set the output section of the code is executed resulting in the asynchronous switching of the relay contacts.

With respect to the specific routines, FIG. 5 shows the input read routine wherein the inputs are checked in relation to previous inputs to see if a sufficient number of good inputs have been read and if so a flag is set for the main routine. The routine is initiated at 42 with the time delay to the peak of the input wave at 41, 44 and the input read at 46. A decision block 43 checks to see if the input is the same as the previous inputs and if not the routine goes to processing block 49 which increases the 60 Hertz clock register. If the inputs are the same it moves to decision block 45 to see if 5 inputs have been read consecutively and if not again jumps to processing block 49. If 5 inputs have been read consecutively it goes to 47 storing inputs for the main routine and resets the consecutive count and then goes to block 49 and then, at 51 and 52 sets flag for the main routine.

FIG. 6 shows the flow chart of the input calibration routine in which the IRQ port waits for a low to high transition to find the wave edge which is then read in the TCR register. Since the real time clock has limited capability overflows are counted in order to derive a 5 quarter wave delay time. Essentially the number of internal clock cycles are counted for one AC clock cycle to go by from which the quarter wave delay time is derived. More specifically, the routine includes decision block 54 which checks to see if direct current is on 10 IRQ port and if so goes into the manufacturing test subroutine 56. If not the routine goes to decision block 58 and looks for a high signal on IRQ port. If the signal is low it goes back to decision block 54 while if it is high it moves to decision block 60 where it looks for a high 15 to low falling transition, i.e., a low signal on the IRQ port. If the signal is high it cycles around until it finds a low signal and moves to processing block 62 and reads into the TCR register and goes to decision block 64 where it looks for a high on IRQ port or a timer over- 20 flow flag. If it finds a timer overflow flag it adds one more to the high bit counter register at block 66 and goes back to decision block 64. If it finds a high on the IRQ port it goes to decision block 68 where it looks for a low on the IRQ port or a time overflow flag. If it finds 25 a timer overflow flag it adds one to the high bit counter register at 70 and then goes back to decision block 68 and if it finds a low on the IRQ port it goes to block 72 and reads in new TCR and then to processing block 74 where it divides the new low and high by shifting the 30 high bits right five times into the low bits and then to block 76 where it divides the old by 32 by shifting it right five times and in block 78 subtracts the old bits from the new bits and at processing block 80 checks to see if the result is valid and at block 82 stores this result 35 as the one quarter distance from zero crossing and then, at block 84, waits for a high on the IRQ port. The routine then goes to decision block 86 and waits for a low signal, the high to low falling transition, on the IRQ port and then at 88 clears interrupt mask bit.

FIG. 7 shows a simplified overview of the main program which assumes that everything is functioning as intended, i.e., the RTC (clock) is running, the interrupt routines are executing, etc. As the routine is initiated at 90 it takes the inputs and sets condition flags at 92. Then 45 a decision is made at 93 whether the cool fan needs to be on and if so a flag is set at 94 to make the heat to cool transition. If the cool fan is not called for a decision is made at 96 regarding the turning on of the heat fan. If yes, the cool to heat transition flag is set at 98. If the 50 heat fan is not called for then at 100 both heat and cool fans are off. It should be noted that the transitions are always set to avoid the possibilities that both receive a turn on signal at the same time. The routine then at 102 looks to see if one second has passed and if not goes to 55 block 108. Every second the decrement counter is decremented turning the fans on and off as required at 104 and 106. The induced draft fan can be on at the same time the heat fan is on; therefore, it is not included in the sixty second routine. The flags are continuously 60 checked but the induced fan is not turned on and off every second. If one of the flags is set, for example, a flag is set to change heat to cool, the first time through the routine heat speed receives an instruction to turn off for a second, then the next time through the instructions 65 will be turn on the cool speed. This obviates contradictory signals. Whereas whenever the induced fan receives a signal to turn on it can do so without any delay.

FIG. 8 shows the flag routine 110 for R/LIMIT, GECON and W/IND DFT and FIG. 9 for MV including decision and processing blocks 112-164 wherein the conditions of the limit flags are checked, what conditions they are in and where they have been in order to avoid the possibility of short cycling the routine and that the output routine has to finish completely. This is particularly important when some overlapping occurs, that is, competing signals for heat and cool speed fans. For example, the cool speed has a sixty second off delay and the heat speed a three minute off delay. The several flags keep track of these various conditions.

FIG. 10 relating to the output flag routine and including decision and processing blocks 166-914 ensures that the proper sequence of events occurs. That is, that the heat speed is turned off before the cool speed is turned on and the like.

FIGS. 11 and 12 show the output and counter routines respectively including decision and processing blocks 196-236 in which flags are set to transfer the output register in the RTI interrupt routine. Based on the conditions determined by a flag, e.g., if in time delay off then the counter is decremented, if not the routine skips to the next item.

It will be seen in FIG. 13, relating to the induced draft output routine including processing blocks 238, 240, 244 and 246 and decision block 242, that competing speeds are not factors so that the 1 second flags is not a factor.

FIG. 14 shows the several counters and flags and their location in memory including flag register 1-248, inputs 250, flag register 2-252 and outputs 254 while FIGS. 15, 16 and 17 are truth tables of the inputs and outputs of heat and cool speeds and induced draft fan respectively.

A modified embodiment is shown in FIG. 18 to make the control compatible for use with electronic thermostats. Electronic thermostats conventionally use one of the live thermostat lines as common and as long as the outputs have low impedance this does not cause a problem; however, when used with electronics of the type employed in the instant invention the two milliamperes or so of current can cause unintended operation, particularly in the heat request signal line in which the conventional time delay relays have been obviated by the circuit made in accordance with the invention. One way of dealing with this is to use a small pull down resistor, e.g., 500 ohms. In accordance with the modified embodiment a relatively small resistor R30, for example, a 2 watt resistor of 470 ohms, connects line W to AC ground. This will result in approximately twelve to fifteen milliamps which can still result in a wave form which has a hill in between consecutive highs when the thermostat line is closed. The addition of a 12 volt zener diode CR10 prevents turn on unless the voltage exceeds 12 volts so even if the electronic thermostat causes 20 milliamps there will only be seven or eight volts on the high side of the resistor R30 which will be insufficient to turn on diode CR10. Back to back zeners are not necessary since only the positive half of the wave form is considered as an input in the control of the present invention. This compatibility is achieved by modifying the FIG. 2 embodiment by a change in a resistor and the addition of a zener diode for the W and G signal lines. The two watt resistors can be accommodated conveniently by cutting a hole in the circuit board in alignment with each resistor to prevent overheating of the board. It is also preferable to add resistor R32 between

```
10
 port 5 of microprocessor U2 and DC ground, port 10 to
                                                                        100K ohms C1
                                                                                         10uf
                                                                                                     UI
                                                                                                          MG8HC05J1
 prevent any spike of leakage current from causing a
                                                                        5% 1/8W
                                                                                         63VDC
                                                                                                           Motorola
 problem.
                                                                        100K ohms C2
                                                                                         .1mf
                                                                                                     U2
                                                                                                          ULN 2003A
   A control circuit made in accordance with FIG. 2
                                                                        5% 1/8W
                                                                                         50VDC
                                                                                                           Texas Instruments
                                                                        10K ohms
 embodiment comprised the following components.
                                                                                                     K1
                                                                                                          T90 Potter &
                                                                        5% 1/8W
                                                                                                           Brumfield
                                                                                                     K2
                                                                                                          T90 Potter &
 R1
       1.5K ohms
                  R11
                       39K ohms
                                   CR7 5.0 V zener
                                                                                                          Brumfield
       5% IW
                        5% 1/8W
                                                                                                          T70 Potter &
 R2
      100K ohms
                 R12
                       1.5K ohms
                                   CR1
                                         general purpose
                                                                                                          Brumfield
      5% 1/8W
                        5% 1W
                                         diode
 R3
      100K ohms R13
                       1.5K ohms
                                   CR2
                                         general purpose
                                                             10
      5% 1/8W
                        5% IW
                                         diode
 R4
      100K ohms R14
                       1.5K ohms
                                   CR3
                                         general purpose
      5% 1/8W
                                                                    Numerous variations and modifications of the inven-
                        5% IW
                                         diode
 R5
      50K ohms
                  R15
                       10K ohms
                                   CR4
                                                                  tion will become readily apparent to those familiar with
                                         general purpose
      5% 1/8W
                        5% 1/8W
                                         diode
                                                                  furnace controls. The invention should not be consid-
R6
      100K ohms R16
                       10K ohms
                                   CR5
                                         general purpose
                                                                 ered as limited to the specific embodiments depicted,
      5% 1/8W
                       5% 1/8W
                                         diode
      50K ohms
                 R17
                       10K ohms
                                   CR6 switching diode
                                                                  but rather as defined in the claims.
      5% 1/8W
                       5% 1/8W
                                                                    The LST file is set forth below:
 M6805 Portable Cross Assembler 0.05 MS-DOS/PC-DOS Page 1
 fri Sep 20 16:20:06 1991
 Command Line:
  ...\PASMO5.EXE -dxs -t ...\istfiles\2GFMAIND.ist ZGFMAIND.asm
 Options list:
ON - b - Printing of macro definitions
ON - c - Printing of macro calls
 ON - d - Placing of symbolic debugging information in COFF (changed)
OFF - e - Printing of macro expansions
   - f - Printing of conditional directives
OFF - g - Printing of generated constants list
OFF - q - Expanding and printing of structured syntax
ON - s - Printing of symbol table (changed)
OFF - u - Printing of conditional unassembled source
   - x - Printing of cross reference table (changed)
OFF - m - Suppress printing of error messages
   - w - Printing of warning messages
OFF - v - Suppress printing of updated status
OFF - y - Enabling of sgs extensions
ON - o - Create object code
        - Formatting of source line listing
Create listing file - L - ..\istfiles\2GFMAIND.ist
Xdefs:
  NONE
Xrefs:
Input file(s): 2GFMAIND.asm (99 lines)
               D:\6805\PASH\ZGF\J1EQU.ASH (29 lines) D:\6805\PASH\ZGF\INTEREGC.ASH (22 lines)
               D:\6805\PASM\2GF\2GFEGUC.ASM (66 lines) D:\6805\PASM\2GF\INTERRMC.ASM (35 lines)
               D:\6805\PASH\2GF\2GFRMBC.ASM (34 Lines) D:\6805\PASH\2GF\CRCVALC.ASM (17 Lines)
               D:\6805\PASM\2GF\RAMCHKC.ASM (60 lines) D:\6805\PASM\2GF\CRCHK.ASM (64 lines)
               D:\6805\PASH\2GF\INTERINC.ASM (78 Lines) D:\6805\PASH\2GF\CALIBC.ASM (65 Lines)
               D:\6805\PASM\2GF\2GFMTSTC.ASM (116 Lines) D:\6805\PASM\2GF\2GFRC.ASM (347 Lines)
               D:\6805\PASM\2GF\INPUTC.ASM (107 lines) D:\6805\PASM\2GF\OUTPUT.ASM (23 lines) D:\6805\PASM\2GF\ROMBYTE.ASM (25 lines) D:\6805\PASM\2GF\ROMBYTE.ASM (22 lines)
               D:\6805\PASH\2GF\J1VCTRS.ASH (19 lines)
Output file: 2GFMAIND.o
Listing file: ..\lstfiles\2GFMAINO.lst
M6805 Portable Cross Assembler 0.05 ZGFMAIND.asm Page 2
Fri Sep 20 16:20:06 1991
Options - MD, MC, NOG, NOU, W, NOMEX, CL, FMT, O
              OPCO OPERANDS S LABEL
                                        MNEHO OPERANDS COMMENT
00001
00002
00003
                                     MODULE NAME : 2GFMAIN.ASH
00004
                                 ORIGINAL AUTHOR : MARK EIFLER
00005
                                         PURPOSE : THIS IS THE MAIN PROGRAM SECTION (LINKER SOURCE)
00006
                                                   FOR THE 2GF BOARD MOTOROLA MC58HCD5J1 MICRO-CONTROLLER
00007
80000
                                      DATE
                                                REY
                                                       REVISOR
                                                                   CHANGES MADE
20009
00010
```

3-16-91

00011 00012 N/A

INITIAL VERSION

11

```
00013
00014
00015
                                                          PASM DIRECTIVES SECTION
00016
00017
00018
                                        OPT HUL
                                                      ENABLES THE MUL INSTRUCTION
00019
00020
00021
                                                               EQUATES SECTION
00022
30023
00024
                                        INCLUDE D:\6805\PASH\2GF\J1EQU.ASH JI EQUATES MODULE
00001
                                        OPT NOL
00015
                                        OPT
00016
                                                      PORTA IS AN I/O PORT, 8 BITS PORTB IS AN I/O PORT, 6 BITS
00017
       P 0000
                   0000
                             A PORTA
                                        EQU
                                              $00
00018
       P 0000
                   0001
                             A PORTB
                                        EQU
                                              $01
00019
       P 0000
                   0004
                             A DORA
                                        EQU
                                              $04
                                                      DIRECTION REG. FOR PORTA
DIRECTION REG. FOR PORTB
00020
       P 0000
                   0005
                                              $05
                             A DORB
                                        EQU
00021
                                                              1's FOR OUTPUTS & D's FOR INPUTS
                                                       TIMER CONTROL & STATUS REGISTER
00022
      P 0000
                   8000
                             A TCSR
                                        EQU
                                              $08
00023
                                                              TOF,RT1F,TOFE,RT1E,0,0,RT1,RT0
00024
      P 0000
                   0009
                             A TCR
                                              $09
                                                       TIMER COUNTER REGISTER
                                        EQU
00025
      P 0000
                   07f0
                                              $07F0
                             A MDOG
                                        EQU
                                                      WRITING A O TO BIT O CLEARS WATCH
00026
       P 0000
                             A JIRAH
                   00c0
                                        EQU
                                              $00C0
                                                       J1 RAM LOCATIONS SOCCO - SOCFF
00027
       P 0000
                   0302
                                              $0302
                             A JIRON
                                        EQU
                                                       J1 ROM LOCATIONS $0300 - $06FF
00028
       P 0000
                   07f8
                             A JIVCTRS FOU
                                              20758
                                                       J1 VECTORS LOCATIONS $07F0 - $07FF
00029
       P 0000
                                              $06FF
                   06ff
                             A ROMEND
                                        FOU
                                                       END OF AVAILABLE ROM
00025
00026
                                        INCLUDE D:\6805\PASH\ZGF\INTEREQC.ASH INTERFACE EQUATES
00001
                                        OPT
                                             NOL
00014
                                        OPT
                                             L
00015
00016
      P 0000
                   0001
                             A ONE
                                        EQU
                                              501
                                                       DECIMAL 1 USED IN THE CALIBRATION MODULE
00017
       P 0000
                   0006
                             A SIX
                                        EQU
                                              $06
                                                       DECIMAL 5 USED IN THE CALIBRATION MODULE
00018
       ₱ 0000
                    003b
                             A SIXTY
                                        EQU
                                              59
                                                       DECIMAL 60-1 USED IN THE IMPUTS MODULE
00019
       P 0000
                   0010
                             A MINCLOCK EOU
                                              $10
                                                       HINIHUM CLOCK VALUE ALLOWED
00020
       ₱ 0000
                    0090
                             A MAXCLOCK EQU
                                              $90
                                                       MAXIMUM CLOCK VALUE ALLOWED
00021
       P 0000
                    0019
                             A FAULTS
                                      EQU
                                              25
00022
       P 0000
                    8000
                             A CONCNT
                                        EQU
00027
                                                                                      MODULE
85000
00029
                                        INCLUDE D:\6805\PASM\2GF\2GFEQUC.ASM 2GF EQUATES MODULE
00001
                                        OPT.
                                             MOL
00014
                                        OPT
                                             L
00015
      ▶ 0000
                   003c
                             A GOFFDLY EQU
                                                       60 SECOND G_ECON DLY OFF
                                              260
00016
      P 0000
                   0004
00017
                             A GONDLY EQU
                                              24
00018 P 0000
                    0004
                             A IDLYON EQU
                                              14
00019
       P 0000
                    001c
                             A IDLYOFF EQU
                                              228
                                                       90 SECOND IND_DFT DLY
00020
       P 0000
                    0078
                             A ONTIME EQU
                                              £120
00021
       P 0000
                    003c
                             A WAITIME EQU
                                              260
00022
       ▶ 0000
                    001e
                             A MYONDLY EQU
                                              130
                                                       30 SECOND MY DLY HEAT ON
00023
       P 0000
                    0064
                             A MYOFFOLY EQU
                                              $180
                                                       180 SECOND MY CLY HEAT
00024
       P 0000
                    0060
                             A COOLHASK EOU
                                              201100000 MASK ALL BUT GFLAGT, GFLAGZ
                                              $10000111 MASK ALL BUT RFLAG, MYONFLAG,
       P 0000
                    0087
                             A HEATMASK EOU
00025
                                      EQU
00026
       P 0000
                    0081
                             A HEATT
                                              210000001
00027
       P 0000
                    0080
                             A HEAT2
                                        EQU
                                              210000000
85000
       P 0000
                    0081
                             A 1010FTHSK1 EQU 210000001
00029
       P 0000
                    0080
                             A ID10FFMSK1 EQU 210000000
                             A ID20FTMSK2 EQU 200010010
00030
       ₽ 0000
                    0012
00031
       ₽ 0000
                    0000
                             A ID20FFMSKZ EQU 200000000
00032
       P 0000
                             A RAMIST EQU SA6
                    00aú
00033
00034
00035
00036
                                   DEFINE BIT DESIGNATIONS
00037
00038
                               ****************
00039
00040
                               * DEFINITIONS FOR FLAGREGS
00041
00042
       ₽ 0000
                    0000
                             A WONFLAG EQU
00043
       P 0000
                    0001
                             A WOFFLAG1 EQU
00044
       P 0000
                    0002
                             A WOFFLAGE EQU
                             A STRTIMER EQU
00045
       P 0000
                    0003
                                              3
00046
       P 0000
                    0004
                             A ONFLAG EOU
                    0005
                             A GONFLAG EQU
00047
       P 0000
                                              5
00048
00049
                               * DEFINITIONS FOR FLAGREG1
 00050
00051 P 0000
                    0006
                             A GFLAG1 EQUI
00052 P 0000
                    0000
                             A MYONFLAG FOIL
```

.

```
00053
00054
00055
                              " DEFINITIONS FOR PORTA
00056
00057
      P 0000
                   0001
                            A PILOTOFT EQU
00058
      P 0000
                   0002
                            A MEGMODE EQU
00059
      P 0000
                   0003
                            A NOOFTDLY EQU
00060
00061
                              * DEFINITIONS FOR OUTPUT BUFFER "OUTPUTS"
00062
00063
      P 0000
                   0007
                            A LED
                                        EQU
00064
00065
00066
00030
00031
00032
                                                        RAM STORAGE ORIGINATION POINT
00033
00034
00035
      A 00c0
                                        ORG JIRAM
                                                       RAM LOCATIONS SCO - SFF
00036
00037
00038
                                                           RAM RESERVATION SECTION
00039
00040
00041
                                        INCLUDE D:\6805\PASH\ZGF\INTERRMC.ASH INTERFACE RHB's MCDULE
00001
                                        OPT NOL
00014
                                        OPT
                                              L
00015
00016
      A 00c0
                            A RTCLOCK RMB
                                              1
                                                       1/4 DISTANCE OF 60 HZ WAVE
00017
      A 00c1
                   01
                            A RTCHIBIT RMB
                                                       HIGH BITS TO THE TCR
00018
      A 00c2
                   01
                            A LASTINI RMB
                                                       LAST INPUT READ IN
30019
       A 00c3
                   01
                            A LASTIN2
                                       RMB
                                                       LAST NONCOMFORMING INPUT VALUE
00020
      A 00c4
                   01
                            A NEWCHT
                                        RMB
                                                       LIMIT OF NOW CONFORMING IMPUTS
00021
       A 00c5
                   01
                            A NEWSAME
                                        RMB
                                                       NUMBER OF CONSECUTIVE GOOD READS
      A 00c6
00022
                   01
                            A MUMCHK
                                        RMS
                                                       NUMBER OF INPUT CYCLES TO COMPARE
00023
                            A INPUTS
                                                       INPUTS TO PASS TO OTHER PROGRAMS
      A 00c7
                                        RMS
90024
                   01
      A 00c8
                            A OUTPUTS
                                       RMS
                                                       OUTPUTS RECEIVED FROM APPLICATION
90025
       A 00c9
                   01
                            A NZ60
                                        RHE
                                                       60 HZ COUNTER
00026
      A OOca
                   01
                            A SEC60
                                        RHB
                                                       1 SECOND SET BIT
00027
       A 00cb
                   01
                            A PULSES
                                        RME
                                                       PULSES LEFT TO BEFORE 1 SEC IS UP
00028
      A OOCE
                   01
                            A CYCLEFT
                                       RMB
                                                       DEBOUNCED CYCLES LEFT BEFORE VALID
00029
       A 00cd
                            A RROMBYTE RMB
                   Dа
                                              10
                                                       RAM IMAGE OF CRC CHECK
00030
      A 00d7
                   02
                            A CRC
                                        RMB
                                                       CRC CHECK VALUE REGISTER
00031
       A 00d9
                   01
                            A BITCHT
                                        RMB
                                                       BIT COUNTER REGISTER
00032
       A OOds
                   01
                            A IROCHT
                                        RMR
                                                       NUMBER OF INTERRUPTS COUNTED WITHOUT MAIN
00033
       A 00db
                   01
                            A TOSRMASK RHB
                                                       TCSR MASK REGISTER
27000
       A 00dc
                   01
                            A NUMCHK2 RMB
00035
       A 00cid
                   01
                            A NOISECHT RMB
                                                       NOISE INTERRUPT COUNTS
00042
00043
                                        INCLUDE D:\6805\PASM\2GF\2GFRM8C.ASM 2GF RM8's MODULE
00001
                                        OPT
00014
                                        OPT
00015
00016
      A 00de
                            A FLAGREGI RMB
                                                       INPUT FLAG REGISTERS
00017 A 00df
                            A FLAGREGE RMB
                                                       OUTPUT FLAG REGISTERS
                                              1
81000
      A 00e0
                   01
                            A FLAGREGS RMB
                                                       INDUCED DRAFT FLAG REG
                            A MYONREG RMB
00019
      A 00e1
                   01
                                                       HVON REGISTER ADDRESS
00020
      A 00e2
                   01
                            A GOFFREG RMB
                                                       GOFF REGISTER ADDRESS
00021
       A 00e3
                   01
                            A IDOFFREG RMB
                                                       IND DFT REGISTER ADDRESS
00022
      A DGe4
                            A MVOFFREG RMB
                   31
                                                       MVOFF REGISTER ADDRESS
      A 00e5
00023
                             A TEST
                   01
                                       RMS
                                                       TEST CODE REGISTER
      A 00e6
00024
                   01
                            A SWICTR RMB
                                                       SWI COUNTER REGISTER
      A 00e7
00025
                   01
                            A D60CNTS RMB
                                                       MINUTE COUNTER
00026
      A 00e8
                   01
                            A WONCTR RMB
                                                       DLY ON DRAFT COUNTER
00027
      A 00e9
                   01
                            A ST TIMER RMB
                                                       PILOT DRAFT OPTION IDLE TIMER
00028
      A COea
                   01
                            A ONTINCTE RHE
                                                       PILOT DRAFT OPTION
                                                                                  ON TIMER
00029
      A 00eb
                   01
                            A GONCTR RMB
                                                       CONDLY COUNTER
      A OOec
00030
                            A HILOCHTI RMB
                   01
                                                       TIME DELAY FOR AC DETERMINATION
      A 00ed
00031
                   01
                            A NILOCHT2 RMS
00032
      A DOee
                            A MEHCHK RMB
                   01
                             A INITEST RMS
00033
      A OOef
00034
00044
00045
00046
                                                             CALCUNATED CRC VALUE
00047
84000
00049
                                        INCLUDE D:\6805\PASH\2GF\CRCVALC.ASH CRC VALUE
00001
                                        OPT
                                            NOL
00014
                                        OPT
                                             L
00015
00016 A 0300
                                        DRG $300
```

					1	5			16
00017	A	0300		0f46	A		FDB	\$0F46	CRC VALUE
00050									
00051						*******	*****	******	
00052 00053						******	*****	******	PROGRAM ORIGINATION POINT (ROM) *
00054									
00055									
00056	A	0302					ORG	JIROM	RON LOCATIONS \$0300 - \$06FF
00057									·
00058 00059						*	*****	*******	*************************************
00060						******	*****	*******	PROGRAM SECTION -
00061									
00062							INCLU	DE D:\680	5\PASM\2GF\RAMCHKC.ASM RAM CHECK ROUTINE
00001							OPT	NOL	•
90015 90016							OPT	L	
00017						******	*****	****	****
00018						•	RAK V	ERIFICATI	ON ROUTINE *
00019						*****	*****	******	**********************
90020									
90021 90022		0302 0303				RESETV	RSP CLRX		RESET STACK POINTER
00023				07f0	· A		STX	MDOG	PET THE WATCH DOG
00024	-		•	••••	•		•		TET THE WATER BOOK
		0307		07	A		LDA	#7	
00026				c 6	A		STA	MUMCHK	
00027			_	99	Å		CLR	MEMCHK	
00028 00029				ef	A	RAM	LDX	#INITEST	
00030				ee	A		ADD	MEMCHK	If the ram is scrambled, reinitilatize it,
00031				ee	Â		STA	MEMCHK	if not, then jump to salibration routine
00032	A	0314	5c				INCX		- Total fort to sector totality
00033			_	có	A		DEC	NUMCHK	
00034			_	02	0316		BEQ	CMPARE	•
00035 00036	A	0319	20	f4	0 30f		BRA	RAH	
00037		031b	b1	a 6		CMPARE	EMP	RANTST	
00038		031d		03	0322	CH AND	SHE	GD ON	
00039	A	031f	CC	03ba	A		JHP	INITEND	
00040									
00041				55		CO_ON	LDA	#\$55 ·	
00042 00043	A	0324	96	c0		RAMCHK4	FDX	#JTRAM	PUT RAM START ADDRESS IN INDEX
	A	0326	f7			RAMCHK1	STA	0,x	STORE ACCA IN RAM ADDRESS
		0327					CHPA		DOES THE RAM VALUE EQUATE TO THE
00046	A	0328	27	04	032e		BEQ		STORED VALUE?
00047				a 0	A		LDX	#SAO	LOAD FAILURE CODE
00048	A	032c	20	0 b	0339		BRA	RAMCHKEN	XDEKD CHECK
00050		032	5c			RAMCHK2	INCY		
00051		032f		f 5	0326		BHE	RAMCHK1	IF INDEX DOES NOT TURN OVER TO \$00
00052						*			LOOP BACK TO RANCHKI
00053	_								
00054				88	A		CMP		
00056	^	0333	21	04	0339		\$EQ	RAMCHKEN	D IS COMPLETE!
00057	A	0335	æć	88	A		LDA	#SAA	CONTINUE THE TEST WITH SAA IN ALL RAM
00058				eb	0324		BRA		START OVER WITH NEW VALUE IN ACCA
00059				_					
00060 00063	A	0339	bf	e5	A	RAMCHKEN	D STX	TEST	
00064							1MC111	ns n.1400	Elbarul Testeneur aeu ene eurer
00001							OPT		5\PASM\2GF\CRCHK.ASM CRC CHECK ROUTINE
00016							OPT		
00017								_	
00018						* ROUTIN	E 70 C	OPY ROM II	MAGE INTO RAM
00019		077h	8.4				81 8 1		
00020 00021				06d4		NEXT	CLRX LDA	RMIMAGE .:	
00022					^	HEA!	STA	RROMBYTE	
00023	A	0341	5c				INCX		r··
00024	A	0342	a3	0a	A		CVPX		
00025	A	0344	23	f6	033c		BLS	NEXT	
0002 6 00 027		0344	34	d 7		GENCRC	CLE	CBC	ParA
00028				d8	Â		CLR CLR	CRC CRC+1	CRC=0
00029	A	034a	bd	Ed		GENCRC1			GET A BYTE OF ROM
00030				d 7	Ā	-	EOR	CRC	CRC=CRC*(ROMBYTE<<8)
00031				d 7	A		STA	CRC	
00032				80	A		LDA	#8	FOR(1=8,1=0,1)
00033				d 9	A		STA	BITCHT	SET THE HATCH DOC
00034	Ä	U \$34)T				CLRX		PET THE WATCH DCG

5,272,427 AVAILABLE COPY

					1	7			18
00035	A	0355	cf	07f0	A		STX	MDGG	
00036									
00037				ප්රී		CRCGEN2		CRC+1	CRC=CRC<<1
00038 00039				d7	A		ROL	CRC	
00039				0c 21	036a A		BCC LDA	#\$21	WAS THE MS BIT OF OLD CRC=1? YES,CRC=CRC"\$102:
00041				ciô	Ã		EOR	CRC+1	165,646-646 5102:
00042	A	0362	b 7	ದರಿ	A		STA	CRC+1	
00043				10	A		LDA	#\$10	
90044				d7 -7	A		EOR	CRC	•
00045 00046	٨	U300	D/	c 7	*		STA	CRC	
00047	A	036a	3a	ď9	A	CRCGEN3	DEC	SITCHT	DONE FOR ALL & BITS OF NEW INPUT?
00048	Å	036c	26	68	0358		BHE		NO, CONTINUE
00049				CE	A		LDA	RROMEYTE-	1 YES
00050 00051				07 بد	A	•	CHPA		MAYE WE GENED A CRC FOR ENTIRE ROM?
00052	^	0372	20	dé	034a		BNE	GERCKET	NO, CONTINUE
00053	A	0374	c6	0300	A		LDA	\$300	LOAD 1ST BYTE OF CRC VALUE
00054				d7	A		CMP	CRC	CHP TO CALCULATED CRC
00055				07	0382		BNE		IF EQUAL CHECK SECOND BYTE
00056 00057				0301 d8	A		LDA	\$301	LOAD 2ND BYTE OF CRC VALUE
00058				J 6	0388		CMP BEQ	CRC+1 CRCGENS	CMP TO CALCULTED 2ND BYTE IF EQUAL ROW GOOD
00059			-						ar amme non som
00060				05	A	CRCGEN4		#05	LOAD FAILURE CODE
		0384		e5	A		ADD	TEST	ADD TO RAMTEST CODE
00062 00063	A	U366	D /	e5	A		STA	TEST	SAVE FINAL TEST CODE
00064						CRCGENS			
00065						4.1044.15			
990066								DE D:\6805	VPASH\ZGF\INTERING.ASH INTERFACE INITIALIZATION
90001							OPT	MOL	
00014 00015							OPT	L	
00016									
00017				εZ	A		CLR	LASTIN1	USED IN INPUT MODULE
81000	A	038a	3f	ಚಿ	A	_	CLR	LASTIN2	
00019 00020		6386	76	ca	A	•	CLR	SEC60	AND APPLICATION MODULE
00021				3b	Â		LDA	#SIXTY	USED IN INPUT MODULE FOR TIMING
00022	A	0390	b 7	c9	Ä		STA		USED IN IMPUT MODULE
00023				e7	A		STA	O60CHTS	
00024 00025	A	0394	3f	cp	A		CLR	PULSES	USED IN IMPUT MODULE
90026	A	0396	3f	c 7	A		CLR	IMPUTS	CLEARS THE INPUTS MEMORY LOCATION .
00027				c7	Â				SETS THE R/LIMIT INPUT ON
00028				c8	A		CLR		CLEARS THE OUTPUTS HEHORY LOCATION
00029				e 2	A		CLR		USED IN G/ECON ROUTINE
00030 00031		03a0		ಟ ಕ	A		CLR CLR	UDOFFREG WONCTR	USED IN U_INDOFT ROUTINE
00032				e1	Â		CLR		CLEAR THE DRAFT DELAY ON CTR USED IN MV ROUTINE
00033				e 4	A		CLR	MVOFFREG	USED IN MY ROUTINE
		03a6	-	de	A		CLR		USED IN ALL ROUTINES
00035 00036				df e0	A		CLR CLR		USED IN ALL ROUTINES USED IN DRAFT ROUTINE
00037				eó			CLR		CLEAR THE SWI COUNTER
90038				69	Ä		CLR		CLEAR PILOT DRAFT ON TIME CTR
00039				e 9			CLR	ST_TIMER	CLEAR PILOT DRAFT WAIT CTR
90040 90041				65 00	A		CLR		CLEAR G DELAY ON COUNTER
00042	^	UJ (04	J1	00	A		SLR	PORTA	CLEAR PORTA PRIOR TO TURNING INTO OUTPUTS
00043							CLRX		
00044	A	0367	ef	07f0	A		STX	MDOG	
00045		671		L7	_				•
00046 00047				b3 dec	A	INITEND	LDA STA	#SE3 TCSPMASY	INITIALIZE TCSR MASK
84000				13	Ã		LDA	#\$13	INTITALIZE ICOR MASK
90049				80	A		STA	TCSR	INITIALIZE THE TCSR - TOFE DISABLED, RTIE
00050	_	A	•			•	• •		ENABLED, AND RTI RATE 65.5ms
00051 00052				05 f0	A		CLR	DDRS #SFD	SET PORT B TO INPUTS
00052				04			LDA Sta	DDRA	SET PORT A TO PAO-3 INPUTS, PA4-7 CUTPUTS
00054	A	03c8	b 6	c8	Â		LDA	OUTPUTS	
00055	A	03ca	ь7	00	A		STA	PORTA	RESTORE OUTPUT DATA
00056		^~	• -				.		
00057 00058				c1 c ó	A		CLR DEC		USED IN CALIBRATION MODULE
800 59	^	wit		£0	^		DEC	SEIFIE	DECREMENT SWI COUNTER TO START AT SFF
00060						•		INITI.	ALIZE THE FAULT TOLERANCE REGS FOR INPUT ROUTINE
00061									
00062 00063				et e			CLR		CLEAR NOISE COUNTER (COUNTS TO #20)
00064				da 19	A		CLR LDA		CLEAR THE INTERUPT COUNTER NUMBER OF NON-SAME READINGS PERMITTED
	~			• •	-				MAINER OF HOM SHIPE REPORTED FERMITTED

5,272,427

```
19
                                                                                                                                                              20
00065 A 03d6 b7
                                                 A
                                                                     STA
                                                                               NEWCHT
                                                                                              MAITING FOR 55 OF THE IDENTICAL VALUE
22000
           A 03d8 =6
                                 ሰጽ
                                                                     LDA
                                                                               #CONCHI MUMBER OF CONSECUTIVE SAME READINGS REGID
00067
           A 03da b7
                                 c5
                                                 A
                                                                     STA
                                                                               NEWSAME BEFORE STARTING A NEW INPUT VALUE
00068
00040
           A 03dc a6
                                 34
                                                                               #52
                                                                     LDA
00070
           A 03de b7
                                 фc
                                                                     STA
                                                                               MUMCHK2
00071
           A 03e0 b7
                                 €6
                                                                     STA
                                                                               NUMCHK
                                                                                              USED IN IMPUT MODULE
00072
           A 03e2 b7
                                                                                CYCLEFT USED IN INPUT MODULE
00073
           A 03e4 3f
00074
                                 80
                                                                     CLR
00075
           A 03e6 3f
                                 ed
                                                                     CLR
                                                                                HILOCHT2
00076
00077
00078
          A 03e8 9c
                                                                     RSP
                                                                                              RESET THE STACK POINTER
90067
                                                                                                                                                   MODUL F
83000
00069
                                                                     INCLUDE D:\6805\PASM\ZGF\CALIBC.ASM INTERFACE CALIBRATION
00001
                                                                     OPT
                                                                             NOL
00016
                                                                     OPT
                                                                               t
00017
                                  0045
                                            0431
                                                                      BRSET MFGMODE, PORTA, MFGTST IF RTI OCCURS THEN WE ARE MFG TEST
00018 A 03e9 04
00019
                                                                      BCLR 6.TCSR CLEARS THE RTI FLAG
00020
          A 03ec 1d
                                  80
                                             Die CALIR
                                                                                CALIB
00021 A 03ee 2e
                                  fe
                                                                      RIL
                                                                                               WAITS FOR A HIGH TO LOW TRANSISTION
00022 A 03f0 2f
                                                                                TRANS
                                  fe
                                             03f0 TRANS
                                                                      BIH
00023
00024 A 03f2 be
                                  100
                                                                      LDX
                                                                                TCR
                                                                                                LOAD & STORE REAL TIME CLOCK
                                                                                RTCLOCK THIS IS THE START TIME
90025
           A 03f4 bf
                                  c0
                                                                      $TX
00026
           A 03f6 1f
                                                                      BCLR 7,TCSR
                                                                                               MAKE SURE TOF BIT IS CLEARED
                                  80
00027
80028
           A 03f8 2f
                                             0403 LOW
                                                                      BIN
                                                                                                WAITS FOR A NIGH
           A 03fa Of
80029
                                  08fb
                                             03f8
                                                                      BACLE 7,TCSR,LOW WAIT FOR TOF TO GO HIGH
90630
                                                                      BCLR 7,TCSR CLEARS THE TOF BIT AND THEN KEEPS TRACK
           A Ø3fd 1f
                                  06
60651
60652
                                                                      INC - RYCHIBIT OF THE NIGH BITS
           A 03ff 3c
                                  c1
           A 0401 20
                                  f5
                                             03f8
                                                                      BRA
                                                                               LOW
00033
00034
           A 0403 2e
                                  09
                                                                                CALIBRATE WAITS FOR A LOW
                                             O40e NIGH
                                                                      BIL
            A 0405 Of
                                             0403
                                                                      BRCLR 7, TCSR, NIGH WAITS FOR TOF TO GO NIGH
00035
                                  06fb
80036
            A 0408 1f
                                  80
                                                                      BCLR 7,TCSR CLEARS THE TOF BIT AND THEN KEEPS TRACK
                                                  A
                                                                                RTCHIBIT OF THE HIGH BITS
 80037
            A 040a 3c
                                  c1
                                                                      INC
90035
            A 840c 20
                                  15
                                             0403
                                                                   BRA
                                                                                BIGH
90040
90041
90042
90043
90044
            A 040e b6
                                  09
                                                  A CALIBRATE LDA TCR
                                                                                               LOADS FINISHED TIME LOWER BITS
            A 0410 ac
                                                                      LDX
                                                                                #SIX
                                                                                                2.6 = 64 DIVIDE BY 64
                                  06
            A 0412 34
                                                  A AGAIN
                                                                                RTCHIBIT MOVES RIBITS INTO LOW BITS
                                  c1
                                                                      LSR
            A 0414 46
                                                                      RORA
                                                                                                WHILE DIVIDING
                                                                                RTCLOCK DIVIDES THE START TIME ALSO
            A M15 34
                                  €0
                                                                      LSR
            A 0417 5a
                                                                      DECK
            A 4418 26
                                             0412
                                  18
                                                                      BHE
                                                                                RICLOCK SUBTRACTS THE START TIME FROM THE FINISHED
            A Mile 50
A Mic al
                                  c0
                                                                      SUE
                                                                              THE STATE THE STATE THAT HE FROM THE FIRSTED THAT HE FIRST HAS THAT HE CLOCK ALLOWED THE STATE THAT HE CLOCK ALLOWED THAT THAT HAS CLOCK ALLOWED THE THAT HAS THE THAT HAS CLOCK ALLOWED
                                  10
                                                                      OP
            A-941e 25
                                             0430
                                                                      BLO
                                  10
           A-MAN 61
-A MAN 22
A MAN 57
                                                                      OP
                                  90
                                  0c
                                             0430
                                                                      BHI
                                  a
                                                                      STA
             A 6426 67
                                                                                PILES
                                  ф
                                                                      STA
            A 6428 2e
                                  fe
                                             0428 HOLD1
                                                                                MOLD 1
                                                                                                MAITS FOR REGISHING OF MENT WAVE RECEIPE
                                                                      BIL
            15 alpha
at alpha
as acres
                                                                                               WHEN LEAVING AN INTERMUPT WILL OCCUR
AS SO AS THE BIT IS CLEARED
                                                                                MOLDS
                                             042a MOLD2
                                  fe
                                                                      BIH
                                                                      a.i
                                                                      jy
                                                                                START
                                  Mab
                                                  A
             A 0430 83
                                                      BADCLOCK SWI
                                                      * NOTE : INSTRUCTION SET TO FIND RIDPOINT SHOULD BE 64 INSTRUCTION
                                                                      CYCLES LONG INORDER TO FIND THE HISPOINT.
                                                                       *************
                                                                                                                                                     ROBULE
 90971
 80072
                                                                      INCLUDE D:\6805\PASH\2GF\2GFHTSTC.ASH 2GF BOARD TEST MONITOR
                                                                      OPT
 00001
                                                                               MOL
 00021
                                                                      OPT
 80022
                                                                                #30
 00023 A 0431 a6
                                                  A MFGTST
                                                                      LDA
                                                                                               DETERMINE IF AC OR DC
                                                                                HILOCHT2
 00024 A 0433 b7
                                                                      STA
 00025
                                                                       LDA
                                                                                 #SFF
 00026
                                                                        STA
                                                                                  MILOCHT1
 00027
 00028
           A 0435 2f
                                  45
                                             047c MFGTST1 BIH
                                                                                 ACTST
 00029
           A 0437 3a
                                                                      DEC
                                                                                 MILOCHT1
                                  ec
 00030 A 0439 26
                                  fa
                                             0435
                                                                                MFGTST1
 00031 A 043b 3a
                                  ed
                                                                      DEC
                                                                                HILOCHT2
```

```
80032
      A 043d 26
                           6435
                                          BHE MFGTST1
  1033
        A 843f 1d
                                          BCLR 6,TCBR CLEAR RTIF
       A 0441 10
A 0443 0e
                     80
                               A TSTYES
                                                S. PORTA TURN ON INDUCED DRAFT RELAY
                                          RSET
                           0443 ETST1
                                          BRSET 5, PORTB, GTST1 WALT FOR G=0
 00037
00038
                                           CLRX
                                           STX
                                                  MDOG
                                                                       PET THE WATCH DOG
 88839
                     ¢غ
       A 0446 3f
                                          CLR
                                                 NUNCIK
 2000
       A 8448 3f
                     01
                                           CLR
                                                 PORTE
                                                          TURN ALL OFF BEFORE SETTING INS TO OUTS
 941
       A 964a a6
                                          LDA
                     1c
                                                 #31C
                                                          SET UP R,W,MV AS OUTPUTS
       A 844c b7
                     05
                                           STA
                                                 DORE
990K3
                              A XFER
                                          LDA
                                                 PHREY, X HOVE DATA INTO ACCUMULATOR USING X REGISTER
99045
19946
                                                                       AS INDEX TO TABLE OF DATA
       A 0451 ad
                                          BSR
                    3c
                           OLBE
                                                 SERIAL
                                                          SEND ACCUMULATOR TO TEST STATION
       A 0453 5f
                                          CLRX
       A 0454 cf
                                                 UDOG
                                          XT2
       A 0457 3c
                                                 HUMCHX
MUNICHX
PHINEY
                     8
                                          INC
                                                          INCREMENT NUMBER OF BYTES TRANSFERRED
       A 8457 In
                                          LDX
        A MSb c3
                                          ,CPX
                                                          COMPARE MUMBER OF BYTES XFER'D TO FIRST
                                                                       TABLE DITRY (WICK IS THE COURT)
                                          ALL-PORT; NO, CONTINUE REER
LONG REMICES OF MELF TEST SUITO ACC
MEN ACC TO TEST STATION
       T CHE IN
                     45
                                           LDA
                    20
                                          332
                                           CLEX
                                           STX
                                                  MDOG
                                                                       PET THE MATCH BOOK
                    cá
                                          CLR
                                                 HINCH
TEST
                                          LDA
                                                          RE-LOND SELF TEST REPULTS FOR CHECK SUR
                                                          ACCEPTATE HEN IN ACC; INDEMED BY X
THE SERVE STATE STATES
TO THE LIGHT TO FIRST DATA ENTRY IN TABLE
ALL SOME; NO, CONTINUE TO ACCUMULATE
                               A CSUM
                                          100
                                                 PERV.X
                                          THICK
        A 646c ci
A 646c ci
A 646f 26
                     Bide
                                                 PRÉFY
                                          COX.
                     f7
                           0448
                                          DUF
                                                 COUN
                           ečif
                                                          SEND ACC (CHECK SUR) TO TEST STATION
                     1c
                                          121
                                                 SÉRIAL
       A 8473 to
                           0473 GTST2
                     81fd
                                          BRSET 5,PORTE,GTST2 MAIT FOR G=0
       A 6476 3f
                                                 PORTS
                    81
                                          CLR.
                                                          TURN ALL PORT & GUTS OFF
       A 6478 3f
                     85
                                          a.
                                                          SET ALL PORTS TO IMPUTS
90070
       A 647a 3f
                     80
                                          CLR
                                                 PORTA
                                                          TURN INDUCED DRAFT OFF
00071
       A $47c a6
                     01
                               A ACTST
                                          LDA
                                                          SET UP MEN TIME DELAYS
00072
       A 047e b7
                     65
                                                 MUNCHK
                                           STA
                                                          STORE NEW NUMBER OF INPUTS
       A 0480 b7
00073
                     фc
                                           STA
                                                 NUMCHK2
00074
       A 0482 b7
                     :9
                                           STA
                                                 NZ60
                                                           STORE NEW CLOCK RATE
00075
       A 0484 a6
                                                 #$80
                               A
                                           LDA
00076
                                           CLRX
00077
                                           STX
                                                  MDOG
                                                                        PET THE WATCH DOG (X CLEARED ABOVE)
00078
       A 0486 b7
                     do
                                                 TESPHASE
                                           STA
00079
       A 0488 1d
                     80
                                                 6,TCSR
                                           SCLR
       A OLBa 3f
00080
                     ф
                                           CLR
                                                 PULSES
       A 048c EC
00081
                     03ee
                                           300
                                                 CALIB
                                                           RETURN TO MORMAL OPERATION WITH ALL
00082
                                                                        TIMEOUTS DIVIDED BY 60
90003
90004
90005
                                 ****************
00066
                                    THIS SUBROUTINE TRANSFERS DATA TO THE MEG TEST EQUIPMENT.
                                                        1) CONTENTS OF INDEX REGISTER MODIFIED
 00006
                                                        2) ACCUMULATOR CONTAINS THE BYTE TO BE TRANSFERED
                                                        3) BIT 4 OF PORT B IS THE MSB OF THE TWO BITS XFER'D
                                                        4) BIT 3 OF PORT B IS THE LSB OF THE TWO BITS XFER'D
                                                       5) BIT 5 OF PORT B = 0 INDICATES TEST STATION READY
                                                          FOR MORE DATA
                                                        6) BIT 5 OF PORT B = 1 INDICATES THE TEST STATION MAS
                                                          READ LAST DATA
                                                        7) BIT 2 OF PORT B IS SET WHEN NEW DATA IS AVAILABLE
                                                           TO TEST STATION
                                                        8) BIT 2 OF PORT B IS CLEARED WHEN DATA IS BEING
                                                          ALTERED
        A OLST
                               A SERIAL
                                                          SET # OF 2 BIT XFERS
        A 0491 15
                     01
                                           SCLE
                                                 2.PORTS CLEAR BIT 2 OF PORTS: DATA CHANGING (NV)
        A 0475 De
                            M 93
                                           BRSET 5, PORTE, GALITY WAIT FOR 6-0
               79
                                                          CHECK FIRST ATT
                                           ÌΟL
                            849b
                                           8173
01
                                           RSET
                                                 4, PORTE NO, SET BLT 4 OF PORTE (R/LINIT)
               49
                                 RIT1
                                          MOLA
                                                           CHECK SECOND BIT
80101
       A 049c 24
                     02
                           04=0
                                           8112
                                                           SECOND BIT = 0
       A Mile
               16
                     01
                                           REFT
                                                 3, PORTS NO, SET BIT 3 OF PORTS (N)
89110
                     01
                               A BIT2
                                           BSET 2, PORTS SET BIT 2 OF PORTS : SIGNALS TEST STATION
00111
00112
                                          BRELLY 5,PORTS, CHRITZ SALT TO 10-1
       A MAN SO
                     Olfd
                           BLO DAITS
       A Mas 3f
80113
                                           CLR PORTS
                     01
                                                          CLEAR PORT & AUTPUTS: DATA CHANGING
      A 0407 50
                                                           DECREMENT MUMBER OF 2 BIT XPERS
88114
                                           DECX
100115 A MAR 26
                            6493
                                                 CLAIT1
                                                          ALL 8 BITS XPER'D; NO, SEND HORE
```

```
00116 A 04mm 81
                                                                                                                                                            RTS
                                                                                                                                                                                                                       ALL DONE: RETURN
90673
90674
                                                                                                                                                            INCLUDE D:\6805\PASH\2GF\2GFRC.ASH 2GF PROGRAM MODULE
  10001
                                                                                                                                                            OPT 
                                                                                                                                                                               MOL
 80014
88017
00018 A 04ab 1f
                                                                                                                A START
                                                                                                                                                            BCLR 7, SEC60 CLEAR 60 BERTZ PRESENT FLAG
 80019
                           A 94ad 1d
                                                                                                                                                            BCLR 6, SEC60 CLEAR RT OPERATION FLAG
 00020
 00021
                           A 04af Of
                                                                            cafd
                                                                                                    04af STARTX
                                                                                                                                                             BRCLR 7, SEC60, STARTX WAIT FOR 60 MERTZ PRESENT FLAG
                                                                                                     04af
 00022
                           A 04b2 0d
                                                                                                                                                             BRCLR 6, SEC60, STARTX WAIT FOR RT OPERATION FLAG
 00023
 00024
                          A 0465 5f
 00025
                          A 04b6 cf
                                                                            07f0
                                                                                                                                                              STX
                                                                                                                                                                                    MDOG
                                                                                                                                                                                                                        RESET THE WATCH DOG TIMER
                                                                                                                                                                                  IROCHT CLEAR THE INTERUPT COUNTER
 00026
                           A 04b9 bf
                                                                                                                                                              STX
                                                                            de
 00027
 80028
 00029
00030
                                                                                                                                      R/LIMIT ROUTINE
 80031
80032
60633
                                                                           c706
                           A MAN DO
                                                                                                   0666
                                                                                                                                                             BRCLR 4, IMPUTS, R_OFF IS R ON?
                            A Olbe 1e
                                                                                                                                                             BSET 7, FLAGREGT IF OH, SET RFLAG=1
                                                                                                                A
90035
90036
                            A 64c0 1f
                                                                             cå
                                                                                                                 A
                                                                                                                                                             BELR 7, CUTPUTS TURN ON LED IF LIMIT IS CLOSED
                            A 04c2 20
                                                                             07
                                                                                                     04cb
                                                                                                                                                             BRA
                                                                                                                                                                                      E ECON
 90037
                           A 04c4 1f
                                                                              Ċε
                                                                                                                A R OFF
                                                                                                                                                             BCLR 7,FLAGREG1 IF OFF, SET RFLAG=0
 80038
                            A 04c6 1e
                                                                             68
                                                                                                                                                         BSET 7, OUTPUTS TURN ON LED IF LINIT IS OPEN
 90039
                             A Oces ed
                                                                                                                                                                                      CLRORFT
                                                                                                                                                               JSR
                                                                                                                         ********
                                                                                                                         * E/ECON BOUTINE
                                                                                                                                                            BRCLR 5, IMPUTS, 6 OFF 18 6 ECON ON?
BRSET SOUTLAR; FLRENEGS, SDLYON
BSET SOUTLAR; FLRENEGS
LBA STA SOUTLAR
STA SOUTLAR
BBA LEGER CT
                              A Made Ste
                                                                                                   Diet S_ECON
                             A Sice Sa
A Sidi 1a
A Sidi ad
A Sidi b7
A Sid7 20
                                                                                                      84d9
                                                                              ×
                                                                                                                 A
                                                                            **
20
                                                                                                                                                                                      V 4 DOFT
                                                                                                                                                               BEA
                                                                                                                                                          SPECIAL SECTION AND SECTION ASSESSMENT ASSES
                           A NOTE SELECTION OF SELECTION O
                                                                                                      8419 EDLYON
                                                                                                                                                            SESET SENSET, FLAGREGI, N_INCOFT DELAY ON ROUTINE
                                                                             414
                                                                            0419
                             A SHO IC
                                                                              4 15
                                                                                                       0419
                                                                                                                                                            MOLE MOTING FLAGRES, E-CTR IF GFLAGI=0 GO CHECK COUNTER SET TO FLAGE 1 SET TO FLA
                                                                                                      Mf1 C_OFF
                             A 4447 14
A 4449 16
                                                                                                                 A
                                                                              10
                              A Mab as
                                                                              3c
                              A Med b7
                                                                              e2
                              A SHef 20
                                                                              8
                                                                                                       0419
                              A 6411 3d
                                                                              e2
                                                                                                                  A 6_CTR
                                                                                                                                                               TST
                                                                                                                                                                                     SOFFMEN TEST COUNTER FOR ZERO COUNT N 2006FT IF NOT ZERO, BRANCH TO NEXT ROUTINE 5, PRINTERS SET OFLAGE=0
                              A 64/3 26
                                                                                                                                                               SHE.
                              A MIS
                                                          1b
                                                                                                                                                                BCLK
                                                                                                                                                                BCLR GFLRG1, FLAGREG1
   00071
00072
                                                                                                                             * W_INDDFT ROUTINE
    00073
    00074
    00075
    00076 A 04f9 07 c71b 0517 W_INDOFT BRCLR 3, INPUTS, W_OFF IS W_INDOFT ON?
    00077
                                                                                                                                                                BRSET WONFLAG, FLAGREGS, W_DLYON HAS THE W FLAG ALREADY BEEN SET?
   00078 A 04fc 00
                                                                                800e
    00079
                                                                                                                                                                BSET WONFLAG, FLAGREG3 SET FLAG FOR W ON STATE
    00060
                          A 04ff 10
    00061
                            A 0501 a6
                                                                                04
                                                                                                                    A
                                                                                                                                                                LDA
                                                                                                                                                                                  #IDLYON INITIALIZE DELAY ON TIMER
                            A 0503 b7
                                                                                                                                                                 STA
                                                                                                                                                                                       MONETR
                                                                                8
    28000
                                                                                33
   00083
                                                                                                        053a
                                                                                                                                                                 BRA
                                                                                                                                                                                       W END
                             A 0505 20
    00084
                                                                                                    0562 W_DLYON BRSET WOFFLAGI, FLAGREG3, MV BRANCH TO END IF DELAY ON IS COMPLETE A TST WONCTR NAS THE DELAYON COUNTER TIMED OUT?
                                                                                e058
    00085
                             A 0507 02
    00086
                             A 050a 3d
                                                                                 -8
    00067
                             A 050c 26
                                                                                                        0534
                                                                                                                                                                                       W END
                                                                                                                                                                BSET WOFFLAG1, FLAGREG3
                               A 050e 12
                                                                                 •0
    90091
                            A 0510 ed
                                                                                064b
                                                                                                                                                                  JSR
                                                                                                                                                                                        CLRDRFT
                                                                                                                                                                 CLR
                                                                                                                                                                                        ST_TIMER
                             A 0513 3f
                                                                                <del>و9</del>
    00093
00094
00095
                                                                                                         053a
                             A 0515 20
                                                                               23
                                                                                                                                                                                        W_END
```

```
26 BEST AVAILABLE COPY BRCLR WONFLAG, FLAGREGS, SWORT_W
                                                       25
                                               052d W_OFF
 90996 A 9517 01
                                      e013
              A 051a 03
                                      e00a
              A 051d a6
                                      1c
                                                       A
                                                                             LDA
                                                                                        #IDLYOFF INITIATE ID DELAY OFF TIMER
             A 051f b7
                                      e3
                                                                                        IDOFFREG
                                                       A
                                                                             STA
 60101
              A 0521 14
                                      •0
                                                                                        WOFFLAG2, FLAGREG3 SET STATE FLAGE FOR W OFF AND
                                                       A
                                                                             RSET
 99 (62
99 (62
99 (62
              A 9523 11
                                      e0
                                                                                        WONFLAG, FLAGREGS DLEAY TIME OFF
                                                                             SCLR
             1 9525 20
                                                 053a
                                      13
                                                                             REA
                                                                                        V_END
 A 0527 36
                                      æ
                                                       A SWORT_W CLR
                                                                                        MONCTR CLEAR DELAY ON COUNTER
              A 8529 11
                                      •0
                                                                             BCLR
                                                                                       WONTERS, FLAGREGS CLEARR THE W ON FLAG
              A 652b 20
                                      8d
                                                  053a
                                                                                        W END
                                                 0532 W DLYOFF BRSET MODETOLY, PORTA, CTR_OFF. 18 THE DELAY OFF BYPASSED?

A CLR TDOFFREE MESET THE BELAY OFF COUNTER
              A 052d 06
                                      0002
              A 8530 3f
                                      23
80111
 80112
              A 6532 3d
                                                        A CTR OFF TST
                                      €3
                                                                                        IDOFFREG IS THE DELAY OFF COUNTER-0?
 60113
              A 6534 26
                                                                                        W_END
                                                                             SHE
 99114
 SA PE
                                                                            BOLK HOFFLAST, PLANESS
BOLK HOFFLASS MINNESS
                                      -0
              A 9538 15
                                      e0
 60117
 10715
 00119
                                                                   TIMED PILLOT DRAFT OPTION ROUNTINE
 00121
 88122
 20123
            A 053a 02
                                      0025 0562 W_END
                                                                             BRSET PILOTDFT, PORTA, NY IS THE OPTION TAB REMOVED??
 00124 A 053d 02
                                                                             BRSET WOFFLAGI, FLAGREGS, MV BYPASS ROUTINE IF DRAFT IS
 00125
                                                                                                                                  ALREADY ON
 00126
              A 0540 06
 00127
                                     €008
                                                 054b
                                                                             BRSET STRTIMER, FLAGREGS, MAIT_ON MAS THE MAIT PERIOD STARTED?
 00128
             A 0543 a6
 00129
                                     3c
                                                                             AGI
                                                                                        MAITINE INITIALIZE THE WAIT PERIOD TIMER
            A 0545 b7
 80130
                                     •9
                                                       A
                                                                             STA
                                                                                        ST_TIMER AND SET THE MODE FLAG
 00131 A 0547 16
                                      •0
                                                                             BSET
                                                                                       STRTIMER, FLAGREGS
 00132 A 0549 20
                                      17
                                                 0562
                                                                             BRA
 00133
 80134
             A 054b 3d
                                                       A WAIT_ON TST
                                                                                        ST TIMER TIME UP YET??
 00135
              A 054d 26
                                      13
                                                                             BHE
                                                                                        MV
 00136
 60137
             A 854f 06
                                                 055a
                                                                             BRSET ONFLAG, FLAGREGS, ITS_ON WAS THE DRAFT ON MODE STARTED?
 80136
 00139
            A 0552 18
                                      40
                                                                             BSET ONFLAG, FLAGREGS INITIATE DRAFT ON MODE
                                     78
 80140 A 0554 a6
                                                                             LDA
                                                       A
                                                                                        CONTINE
 00141 A 0556 b7
                                      .
                                                                             STA
                                                                                        ONTINCTR
 00142 A 0558 20
                                                 0562
                                      80
                                                                             BRA
                                                                                        W
 90143
 90144 A 055a 3d
                                                       A ITS_ON
                                                                             TST
                                                                                        ONTINCTR
 60145 A 055c 26
                                                 9562
                                     2
                                                                             BHE
 80146
 80147
              A 055e 19
                                                       A
                                                                             BCLR ONFLAG, FLAGREGS
 80148
             A 0560 17
                                      •0
                                                                             BCLR STRTIMER, FLAGREGS
 80149
 60150
 80151
 00152
 00153
 99154
             A 0562 05
                                     c719
                                                057e MV
                                                                             BRCLR 2, IMPUTS, NV_OFF IF MV=0, BRANCH TO MV_OFF
#155
#156
#157
#158
              A 0565 ed
                                                                                        CLEDGET
              A 8568 00
A 8566 10
A 956d 26
                                                                            BESET 0 PROGREGI, NVOLYON IF "NVONFLAG" 1 BRANCH TO NVOLYON
BEET 0 PROGREGI SET NVONFLAG" 1
LDA 1
                                                 0573
                                     1e
                                                                                         THE INITIATE HONDLY TIMES
 90161
                                                                             STA
                                     e1
80149
80492
80492
80145
                                     20
                                                 0543
                                                                           STATE THE PROPERTY OF THE PROPERTY OF STATE OF S
              A 4573 . SK
                                                 8595 - MOLTON
                                     deld
              A 4576 3d
                                      -1
              A 6578 26
                                                 0593
                                      19
99167
99168
                                                                                        2 FLACREGI SET HVOFFLAGI=1
              A 857a 14
                                     de
                                                                             ASFT
                                      15
                                                 0593
              A 657c 20
                                                                             BRA
 00149
                                                                            BRCLR 0,FLARMES1,MVDLYOFF IF MVONFLAG=0,BRANCH TO MVDLYOFF
BSET 1,MSMBGE1 SET MVONFLAG2=1
BCLR 0,FURNECTI SET MVONDLY=0
LDA MNOFFBLY
 00170
             A 557e 81
                                                 9586 MY_OFF
80171
             A #581 12
                                     de
             A 6643 11
1172
                                     de
            A 6545 m6
00173
                                     ×
00174
             A 0587 57
                                                                             STA
                                                                                        HATFPREG INITIATE HATFFOLY COUNTER
 90175
            A 0589 20
                                                 0593
```

```
00176
00177
       A 058b 3d
                   64
64
                             A MVDLYOFF TST
                                              MVOFFREG IF MVOFFDLY COUNTER NOT = 0
00178
      A 058d 26
                          0593
                                         BNE
                                              OUTPUT BRANCH TO OUTBUF
                                         BCLR 1.FLAGREG1 MVOFFLAG2=0
      A 058f 13
                   de
00179
      A 0591 15
00180
                                         BCLR 2, FLAGREG1 MVOFFLAG1=0
00181
80182
00183
                                       OUTPUT FLAG BOUTINE
80184
                               ************
00185
00186
       A 0593 b6
                             A CUTPUT
                                         LDA
                                               FLAGREG1
60187
       A 0595 M
                                         AND
                                               #COOLHASK
80186
       A 0597 27
                    06
                                         BEO
                                               CLOFFLAG IF GFLAG1=0 AND GFLAG2=0
80189
                                                               THEN BRANCH TO CLOFFLAG
                                         BSET 2,FLAGREG2 NT_CLFLAG=1, COOL FAN ON
00190
       A 0599 14
                    đf
00191
      A 059b 17
                                         BCLR 3, FLAGREG2 CL_NTFLAG=0, NEAT FAN OFF
                    df
00192
       A 059d 20
                    14
                          05b3
                                         BRA
                                               CUTTELLE
00193
                             A CLOFFLAG BCLR 2, FLAGREG2 NT_CLFLAG=0, COOL FAN OFF
00194
      A 059: 15
                    df
00195
80196
      A 05a1 b6
                                       · LDA
                                               FLACREC1
                    87
80197
      A 95a3 a4
                                         AND
                                               SHEATHASK
80196
00199
      A 05e5 a1
                    21
                                         CHE
                                               #MEAT1 IF FLAGREG1=1XXX X001
00200
                          05b1
      A 05a7 27
                    80
                                         BF0
                                               NTOFFLAG THEN TURN NEAT OFF
80201
86262
       A 05e9 a1
                    20
                                         DIP
                                               #MEAT2 IF FLAGREG1=1XXX X000
86263
86284
                          05b1
       A 05ab 27
                    04
                                         BEQ
                                               STOFFLAG THEN TURN SEAT OFF
88805
                                         BSET 3, FLAGREGE CL_RTFLAG=1, NEAT FAN ON
90206
       A 05af 20
                    02
                          05b3
                                               CUTBUF TURN HEAT ON
                                         BRA
69207
                             A MTOFFLAG BOLR 3, FLAGREGE CL_MTFLAG=0, MEAT FAM OFF
96205
       A 05b1 17
00209
86210
86211
                               -------
                               * SUIPUT BUFFER BOWT INC
00212
00213
96214
96215
                                  THIS MONTHER PART MANS ONCE EVERY SECOND

IT IS MASS OF THE ME SECOND CLOCK BIT THAT IS TOGGLED
IN THE WINDWAY.
00216
99217
99218
80219
      A 05b3 01
                   ca7e 0634 OUTBUF
                                        BRCLR 0,SEC60, IND_DFT IF SECOND FLAG IS NOT SET
99220
                                                               BRANCH TO END OF TIMER ROUTINE
86221
      A 05b6 11
                    63
                                         BCLR 0,SEC60 CLEAR SECONDS FLAG
86222
86223
      A 05b8 05
                    df0f
                          OSca
                                         SMTLR 2, FLAMMES2, WEAT IF NT_CLFLAC=0, MANICH TO MEAT
00224
      A 05bb 01
                    df06
                          05c4
                                         BRCLR O, FLAGREGZ, MEATOFF IF TIMEOUTING, BRANCH TO NEATOFF
04225
                                         BSET 6, CUTPUTS *** TURN COOL FAN ON ****
8877%
      A 05be 1c
                    cå
                             A
80227
00228 A 05c0 13
                    df
                                         BCLR 1.FLAGREG2 TIMEOUT2=0
00229
      A 05c2 20
                          05e8
                                         BRA TIMERS
00230
00231
      A 05c4 19
                             A HEATOFF BCLR 4, OUTPUTS *** TURN HEAT FAN OFF ***
                    c8
00232
00233 A 05c6 10
                                         BSET 0, FLAGREG2 TIMEOUT1=1
00234 A 05c8 20
                          05e8
                    1e
                                         BRA
                                               TIMERS
00235
00236 A 05ca 07
                   df0f
                          05dc REAT
                                         BRCLR 3, FLAGREG2, ALLOFF IF CL_HTFLAG=0, BRANCH TO ALLOFF
00237
      A 05cd 03
                   df06
                          05d6
                                         BRCLR 1, FLAGREG2, COOLOFF IF TIMEOUTZ=0. BRANCH TO COOLOFF
00238
00239
00240 A 05d0 18
                                         BSET 4, OUTPUTS *** TURN NEAT FAN OFF ***
                   £٤
                             A
80241
80242 A 85d2 11
                    46
                                         BCLR 0,FLAGREG2 TIMEOUT1=0
98243 A 95d4 20
                    12
                          05e8
                                               TIMERS
80245 A 05d6 1d
                             A COOLOFF BCLR 6, OUTPUTS *** TURN COOL FAN OFF ***
                   c8
80246
00247 A 05d8 12
                   df
                                         BSET 1.FLAGREG2 TIMEOUT2=1
86248 A 85da 20
                   0c
                          05e8
                                         RRA
                                               TIMERS
00249
00250 A 05dc 19
                   63
                             A ALLOFF
                                         BCLR 4, CUTPUTS *** TURN OFF HEAT FAN ***
00251
       A 65de 1d
                   cB
                                         BCLR 6, CUTPUTS *** TURN OFF COOL FAN ***
00252
90253 A 85e0 3d
                   26
                                        TST
                                               SWICTE
                                                      TEST THE SWI COUNTER FOR ZERO
                                        BME TIMERS IF NOT ZERO, BRANCH TO TIMERS
BRSET 5, OUTPUTS, TIMERS IF IND DFT IS ON, BRANCH TO TIMERS
86254
      A 85e2 26
                   04
                          05e8
00255
      A 85e4 De
                   801ع
                         05e8
00254
       A 65e7 83
                                         SVI
                                                        IF ALL FANS ARE OFF, AND THE SWICTR
80257
                                                              EQUALS ZERO, THEN RESET/CALIBRATE
44258
```

```
2 MIN 2
                                                      BOUTLINE
                   A 4548 01
A 4546 00
       A Wor be
A Will be
 66247
       A 85/3 20
 88048
 معجمه
       A 655 1f
                            A LEDOFF
                                       SCLE LEB, SUTPUTS
 Er.
 #272
       A 4517 0b
                 #005 OSFF E_DLYON BRCLR MORFLING, FLAMMERS, G_DLYOFF
 98273
       A 85fa Oc
                   de02 05ff
                                       MISET GELAST, FLAGREST, & DLYOFF
 00274
       4 45fd 3a
                    eb
                            A
                                       DEC CONCTR
 86275
 80276
       A 85ff to
                   de02 0604 G_DLYOFF BRCLR 5, FLAGREGI, ID_DLY DEC G DELAY REG IF GFLAG2=1
 80277
       A 8882 3a
                                       DEC COFFREG
 66278
      A 0404 01
 90277
                   #005 060c ID_DLY BRCLR WONFLAG, FLAGREE3, WOOLYOFF HAS THE W FLAG BEEN SET?
00280
      A 0607 02
                    e002
                          060c
                                        BRSET WOFFLAG1, FLAGREG3, WOOLYOFF IS THE DRAFT FAN ON FLAG SET?
00281
00282
      A 060a 3a
                                              MONCTR
00283
00284
       A 060c 05
                    e002 0611 WOOLYOFF BRCLR WOFFLAGE, FLAGREGS, PILOT_DLY
      A 060f 3a
00285
                                        DEC IDOFFREG
00286
00287 A 0611 07
                         0625 PILOT_DLY BRCLR STRTIMER, FLAGREGS, MV_DLYON IS THE SYSTEM IN WAIT MODE?
                    e011
00288
      A 0614 08
                    e00c
                          0623
                                        BRSET ONFLAG, FLAGREGS, PILOT ON IS THE DRAFT ON CYCLE ACTIVE?
00289
80290
      A 0617 3a
                    €7
                                        DEC
                                              OMOCHTS
00291
      A 0619 26
                          0625
                    0a
                                              MV DLYON
80292
00293
       A 061b 3e
                    69
                                        DEC
                                              ST_TIMER DECREMENT DRAFT OFF TIMER ONCE A MINUTE
00294
       A 661d a6
                   3c
                                        LDA
                                              #60
80295
       A 061f b7
                    e7
                                              OSOCNTS
                                        STA
80296
       A 0621 20
                                        224
                                              MY_DLYON
00297
90296
       A 0623 3a
                            A PILOT_ON DEC ONTINCTE
                    -
86299
96500 A 0625 01
                   de05
                         062d NV_DLYON BRCLR O, FLAGREGI, NV_DLYOFF
96301 A 0628 04
96302 A 8625 3a
                   de02
                         062d
                                       BRSET 2, FLAGREGT, NV DLYOFF
                   -1
                            A
                                        DEC
                                             NYOMREG BEC SYCHOLY IF NYONFLAGET AND
00303
                                                            MVOFFLAG1=0
00304
90305
       A 962d 03
                   de02 0632 MV_DLYOFF BRCLR 1,FLACREG1,SWINT
90306
       A 0630 3a
                                        DEC NVOFFREG BEC NVOFFDLY IF NVOFFLAG2=1
96907
96908 A 9632 3a
                                       DEC SWICTE DEC THE SWI COUNTER EVERY SECOND
                            A SUINT
10
                                  INDUCED -DRAFT RENVOFF - MILITURE *
86312
96513
  B14
9315
       A 0634 b6
                                             de
81
                            A IND_DET LDA
       A 9636 a4
                                       AND
96317
       A 0638 a1
                   20
90318
       A 063a 26
                   06
                         0442
                                        ME
00319
96521
96521
96522
96523
96624
96525
       A 963c 46
                   -0
                                             FLASTOS - SMAC FLASNESS 38001 8010
SNAS CHARZ
10 OFF
                                        LM
       A 063e a4
                   12
                                        AND
       A 0640 27
                                       BSET 5, OUTPUTS *** IF NO, TURN ID FAN ON **
       A 0642 1a
                   cå
                            A ID_ON
MIN'S
00527
       A 0644 20
                   82
                                       BRA
                                             ID END
MEDIO
86527
       A 0646 1b
                   cB
                            A ID OFF
                                       BCLR 5; CUTPUTS *** TURN ID FAN OFF ***
80330
00531
      A 0648 cc 04ab
                            A ID_ENO
                                       300
                                           TRATE
00332
00333
80334
00335
                                  SUBROUTINE TO CLEAR DRAFT WAIT TIME
00336
00337
00338
90339
      A 064b 17
                           A CLEDRFT BCLR STRTIMER, FLAGREG3
     A 064d 19
80340
                  •0
                                       BCLR ONFLAG, FLAGREG3
80341 A 064f 3f
                                       CLR
                                             ONTINCTR
90342 A 0651 3f
                                       CLR
                                             ST_TIMER
```

					3	1			32 5251 7
00343		0653		3c	A		LDA	#60	
86344		9655		. e7	A		STA	2TICO60	
86545	A	0657	81				RTS		•
90546									•
00547									
90075				•				nc n/m	
90876 90801									5\PASM\2GF\INPUTC.ASM INTERFACE IMPUT MODULE
90015							OPT OPT	NOL	•
99016							UP I	L	
00017		0658	1-	Ca		IROV	BSET	7 ****	SET 60 MERTZ PRESENT FLAG
00014	_	-			^	1401	B3C1	1,32,000	SEL BO MERIT PRESENT PLAG
80019	•	065a	b6	da	A		LDA	IROCHT	THIS LIMITS THE MARKER OF INTERMAPTS THAT
88020		0650		_	_		INCA		CAN BE COUNTED WITHOUT THE CONTROL PROGRAM
80021		0650		14	A		DIP	#20	BEING EXECUTED
99822 98823	A	0651	24	67	06c8		BHS	RET	
90023									
ADDR	A	9661	b 7	de	A		STA	IROCHT	
	A	1663	b 6	€0	A		LDA	RTCLOCK	LOAD THE RTCLOCK VALUE
350									
327		0665		09	A	LOOP1	TDX	#9	S CITE DELAY
76		1867					MOP		2 CTC WELKY
***	Ā	34	34 26			LOOP	.DECX		3 KND SEEAY
EE.				fd	0666		NE NE	LOOP	3 ATT WEEKY
80052		0440		f 7	0665		DECA BHE	Locati	3 CYC BELLY
60653	_		20	• • • • • • • • • • • • • • • • • • • •	400 3			LOOP1	3 CYC DELAY: ONE COMPLETE LOOP-64 CYC
99654									
40005	A	8664	b6	01	A		LDA	PORTS	WE ARE NOW AT HID POINT MEAN IMPUTS
400									HI HIS POINT MOS IMPORT
217									
10101	A	0671	02	010d	0680		BRSET	1,PORTE,	FAULT IF C IMPUT IS HIGH THEN IMPUT MUST BE OUT
99999						•			OF SYNCH, GO TO FAULT COUNT
80041	A	0673	05	0016	068 c		BRCLR	2,PORTA,	NORMOP CONTINUE WITH HORMAL OPERATION IF MFG TES
88942						•			IMPUT REMAIRS LOW
##W.3									
60045		0676	b7	c 7			STA	144	*H 4000; \$500 mms
00044	_	•		Ci	A		317	INPUTS	IN ACCEL. TEST MODE, ALWAYS UPDATE IMPUTS
80047	A	0678	26	13	A		LDA	#19	SVI generated if out of synch one time
00048		067		eid	Ä		STA	MOISECHT	
00049			-		•				
00050	A	0676	1c	Ca	A		BSET	6, SEC60	
00051	A	067	20	46	06 c6		BRA	FAST	
00052									
00053									
00054		0680		dd	A	FAULT	LDA	MOISECHT	ALLOW 20 NOISE INTERUPTS BEFORE RESETING
00055		0682					INCA		DO NOT CHANGE INPUT COUNTERS
00056		0683		14			OW	#20	
00057		0685		04	068 5		BHS		IF NOISECHT=20 GO TO SWI
90058 90059		0687		elci Tal	A . A		STA	MOISECHT	•
80060	-	0689	20	3 d	96c8		BRA	RET	
-89041		068b	-			****	6 111		
40042	_		_			STRTOVR			
90063						•			
00064	A	0680	ы	c 2	A	NORMOP	OF	LASTIM1	CHECK IF THEY ARE THE SAME AS LAST LOAD
00065	A	068e	26	80	0698			MEVIN1	IF YES, MAS THERE BEEN 60 READS
80066								•	
90067	A	9690	3a	CC	A		DEC		CHECKS FOR 60 IMPUTS CONSECUTIVELY
83006	A	9692	26	28	06bc		BME		IF 60 READS NAVEN'T OCCURED SO UPDATE CLOCK
-00069	_		. –	• _					. *
80670				c7	A		STA		IF 60 READS MAYE OCCURED UPDATE INPUTS MEM.
99971 90972			20	18	06Ъ0		BRA	RESET1	
80073		-	3.	c 4		MEUS M4	BEC	MEL STAT	
99074	2		27	14	06b0	NEVIN1	DEC BEQ	NEWCHT RESETT	
80875				•			-	MESC!!	·
20274	A	069c	ы	ല	A		CHP	LASTIN2	START OVER LOOKING FOR 60 READS CONSEC.
整	A	0672		0c	06ac		BNE	MEVINZ	THE PERSON OF THE PURE LANGES.
427 3									
100	A	4600	30	ణ్	A		DEC	EVENE	
3300	A	- 8642	×	18	06bc		BHE	SECOMO:	
7		. نی		. 🕳	_				
3 5	Ā	200	3 7	e2	Ā		STA	LASTINI	
35 .	*	25	17	dc	A		LDA	##	
	Ā	<u>ت</u>	20	22 28	A 0664		STA BRA	TIDETI RESTIZ	
90006	_							-C-FC 1 &	
00067	A	Mac	b7	e3	A	NEVIN2	STA	LASTIN2	
-		Stee		06	8666		BRA	LOUBLANE	

```
MINICHE MUNICIE+1 MUNICIE OF CONSECUTIVE GRADS DESIRED
                                                        A RESETT LDA
                                                                                          CYCLEFT MUNBER OF RENO LEFT BEFORE CONSIDERED O.K.
                                                                              STA
                                                                                          STAULTS REINITIALIZE ALL ONTS
                                                        A RESET2
             A 9656 57
                                                                               STA
                                      54
                                                                                          SCONCAT INITIALIZE THE # OF READS REGID TO UPDATE
                                                        A LOWUSANE LDA
                                                                                                                        LAST IMPUT MEG.
                                      25
                                                        A
                                                                              STA
80077
             A Mile To
                                                                                          PULSES 1260 KEEPS TRACK OF 1 SECOND TIME
                                      ф
                                                        A SECONDS INC
             A O6be b6
00100
                                      c9
                                                                               LDA
                                                                                          NZ60
                                                                                                            60 CYCLES IS 1 SECOND
00101
             A 06c0 b1
                                      сb
                                                                               CHP
                                                                                          PULSES
                                                                                                            HAS 1 SECOND ELASPED
00102 A 06c2 26
                                      04
                                                                               BNE
                                                                                                            IF NOT EQUAL THEN GET OUT OF ROUTINE
00103
00104
00105
           A 96c6 10
                                                        A FAST
                                                                              BSET 0.SEC60 IF EQUAL THEN SET BIT TO SHOW ONE SEC.
00106
60107 A 06c8 80
                                                            RET
00077
                                                                              INCLUDE D:\6805\PASH\2GF\OUTPUT.ASH INTERFACE OUTPUT HOOULE
00078
00001
                                                                              OPT
                                                                                         HOL
00015
80016
80017
90018
90019
                                                        A TIMERY
                                                                              LDA
                                                                                          CUTPUTS LOAD THE CUTPUTS TO SET
                                                                                          PORTA
             A 06cb b7
                                      00
                                                                               STA
                                      13
                                                                               LDA
                                                                                          $$13
                                                                                                                                                     LOAD THE TOSK
80020
                                                                                AND
                                                                                            TCSR
                                                                                                                                     RESET RTIF
00021
                                                                               STA
                                                                                         TCSR
80022
             A 06d1 1c
                                                                                         6.SEC60 SET REAL TIME CLOCK OPERATING PROPERLY
                                                                               BSET
                                      Cã
                                                                                                            RETURN FROM THE INTERRUPT
80023
             A 06d3 80
                                                                               RTI
98079
98080
98080
98080
980815
98016
98016
98018
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
98082
                                                                               INCLUDE D:\6805\PASH\2GF\RROHBYTE.ASH CRC ROH IMAGE
                                                                               OPT NOL
                                                                              OPT
                                                                         RROWSTE SUBSCUTINE
                                                             * ROK IMAGE OF RAN BOUTINE
                                      0302
                                                         A MINAGE LDA
                                                                                          $302
             A 9667 3c
A 9669 26
                                                                                          RECHETTE+2
                                                                               INC
                                      ef
                                                                                          MILMAGE 1
                                      02
                                                  Official
                                                                               BHF
             A 164 3c
                                                                               INC
                                                                                           BOOKTTE+1
                                      Cŧ
                                                            EXIMAGE1 BTS
                                                                               INCLUDE D:\6805\PASH\26F\2GFPHCPD.ASH 2GF PART MANUER AND
                                                                               OPT
                                                                                          BOL
                                                                               OPT
                                      67
                                                         A PHREY
                                                                               FCS
                                                                                          207
                                                                                                            MARKER OF DIGITS IN PH AND REV
             A Midf
                                      35
                                                                               FCC
                                                                                          5 259270
                                                                                                                                   PART ME
              A Black
                                      41
                                                                               FCC
                                                                                                                                   REVISION LEVEL
                                                                                           6,8TEXAS
              A Ode5
                                      40
                                                                               FCC
                                                                                                                                   COPYRIGHT MOTICE
              A Meb
                                       20
                                                                                FCC
                                                                                           12, INSTRUMENTS
              A 9617
                                      30
                                                                                FCC
                                                                                           8,09-19-91
                                                                                                                                   COPTRIGHT DATE
                                                                                                                                                                         COPYRIGHT MODULE F
                                                                               DCB ROWEND-*+1,583 FILL REMAINING NOW
             A Moff
                                      01
                                                                                                                                                                         LOCATIONS WITH SWI'S
90089
                                                                            PART NUMBER, COPYRIGHT, MOR (OPTIONAL), AND VECTORS SETUP SECTION
90090
00091
00092
                                                                                INCLUDE D:\6805\PASH\2GF\J2MOR.ASM
00093
             A 07f8
                                                                                ORG JIVCTRS
00094
00095
80006
                                                                                INCLUDE D:\6805\PASM\2GF\JIVCTRS.ASM J1 TIMER, IRQ, SWI, AMD
90001
                                                                                CPT
                                                                                           MOL
00014
                                                                                OPT
00015
00016
            A 07f8
                                                                                FDS
                                                                                            TIMERY TIMER VECTOR
90017
             A O7fa
                                       0658
                                                                                            IROV
                                                                                                              INTERRUPT REQUEST VECTOR
                                                                                FDE
00018
             A Offc
                                       6302
                                                                                            RESETY
                                                                                                              SOFTWARE INTERRUPT VECTOR
80019
             A Offe
                                       0302
                                                                                            RESETY RESET INTERRUPT VECTOR
90097
                                                                                                                                                                           RESET VECTORS MODULE
80008
00099
                                                                                END
```

```
Total number of errors: 0
Total number of umrnings: 0
Total number of lines: 1228
```

Number of bytes in section ASCT: 1080

Number of bytes in program: 1080

MUTOFF DIL YOU

IDOFFREG

ID_DLY

ID END

1D_OFF

10_ON

INO_DFT

81

30

276

327

322

318

219

100 110 112 285

00e3 4:21

0604 16:279

A 0648 17:331

A 0646 17:329

A 0642 17:325

A 0634 17:315

```
CROSS REFERENCE TABLE
               ATTRE S VALUE PILINE LINE1....
  BANE
  ACTET
                          A 647c 10:71
  ACAIN
                         A 9412 9:43
                                                              47
  ALLOFF.
                          A 854: 16:250
  BADCLOCK
                         A 8430 9160
                                                              50
                                                                       52
  BITT
                            64% 11:107
                                                             105
  BITZ
                                     11:110
                                                             106
  BITON
                                     4:31
                                                              33
                                                                       47
                                                              21
34
  CALIB
                                      9:21
                                                                      81
  CALHEMAT
                            W.De
                                      9:40
                                                             188
39
34
66
  CLOFFLAG
                            259f 15:194
  CLEDRFT
                            964b 18:339
                                                                      91
                                                                             156
  OPAKE
                            631b
                                      6:37
  CONCIT
                            8008
                                      2:22
                                                                      95
  COOLINSK EQU
                            9060
                                                             187
                                     3:24
                                                            237
27
48
39
  COOLOFF
                            65d6
                                    16:245
                        A 9067
A 9358
 CRC
                                      4:30
                                                                      28
                                                                              30
                                                                                      31
                                                                                              37
                                                                                                                       42 44
                                                                                                                                        45
                                                                                                                                                54
                                                                                                                                                        57
 CROCKERS
                                     7:37
 CRCCEDIS
                         A 634a
                                     7:47
 CRCCEN4
                                                              55
58
                         A 0382
                                    7:50
  CRCEENS
                         A 0388
                                    7:54
  A 0468 10:51
                                                              44
 CTR_OFF
                         A 0532 13:112
                                                            109
72
53
51
51
38
64
263
35
36
137
48
 CTELEFT
                         A 00cc 4:28
A 0004 2:19
                                    4:28
                                                                     £7
                                                                            24
  DORA
              EQU
 DORE
              EQU
                         A 0005 2:20
                                                                     ÷2
                                                                            40
 BAST
                            06c6 20:105
 FAULT
                         A 0680 19:54
  PAULTS
                         A 0019
              EQU
                                   2:21
                                                                     73
                                                                   34
273
190
48
139
                         A OOde
                                                                          37
276
191
                                                                                  54
300
194
60
                                    4:16
                                                                                           57
                                                                                                                      158
                                                                                                                             159
                                                                                                                                     164
                                                                                                                                            167 170 171 172 179 180 186 196
                                                                                         301
205
62
                                                                                                305
208
78
                                                                                                       315
223
80
 FLAGREGE
FLAGREGE
                        A 80df 4:17
A 80e0 4:18
                                                                                                                      228
89
                                                                                                              224
                                                                                                                              233
                                                                                                                                     236
97
                                                                                                                                             237
                                                                            49
                                                                                                                85
                                                                                                                                96
                                                                                                                                                    102
                                                                                                                                                           106
340
                                                                                                                                             101
                                                                                                                                                                   115 116 124 127 131
                                                                          147
                                                                                                                      284
                                                                                                                              287
                                                                                                                                     282
 EDL YON
                         A 04d9 12:54
                         A 0346 6:27
A 034a 6:29
A 0006 3:51
 SENIOR
 SENCE:
 EFLAC1
              EQU
                                                             54
63
29
40
                                                                     57
                                                                            70
                                                                                 273
 SOF FOLY
              EQU
                         A 003c 3:16
                        A 003c 3:16
A 00a2 4:20
A 00ab 5:29
A 00ab 5:27
A 0005 3:47
A 0322 6:41
A 0443 10:36
A 0473 10:47
A 0443 11:103
                                                                                  277
                                                                     5:
 SCHOTE
 SCHOLT
SCHFLAG
              EQU
                                                            150
48
38
36
47
103
             EGU
                                                                                   62 272
                                                                     49
                                                                            40
 80 CH
 ពភា។
 81312
 MAIT1
                                                                   115
                           842 41:112
841 12:67
8517 14:276
8517 14:272
                                                            112
 CTR
 S BL YOU
                                                            272
                                                                   273
264 267
                                                           263
36
47
                          5577 16:272

64cb 12:47

64ch 12:40

65ch 16:236

600 : 3-27

600 : 3-27

600 : 3-27

600 : 46:231

646 9:34

646 9:34

646 5:31
C SECON
S GOT
SEAT
                                                            ZZ3
 199
 EATZ
                                                           197 22.23 74 75 F
 MATOR
A 8485 9:34
A 80ec 5:30
A 80ec 5:31
A 8028 9:33
A 802h 9:35
A 802h 9:36
A 802h 3:26
A 802h 3:26
A 802h 3:27
A 802h 3:28
A 802h 3:28
A 802h 3:31
                                                                    35
                                                                           38
BILOCAT 1
                                                                     29
24
#11LBCKT2
                                                                           31
55
56
200
22
STOFFLAG
                                                                   203
MILEO.
                                                                     74 100
DISTING BOU
                                                           316
317
NATIVE BUILDING BUILDING
                                                           321
```

37 38

```
39
INITEMO
              A 03ba
                       8:46
               A DOef
                       5:33
                                      28
INITEST
              A 00c7
                                                               154
                                                                      45
                                                                           70
                       4:23
                                      26
                                           27
                                                33
                                                      47
                                                           76
2TUPM1
                                      63
              A OOcia
                                                 19
IROCKT
                       4:32
                                            26
                                                      24
                                      17
IROV
               A 0658 18:17
                                      137
ITS_ON
               A 055a 14:144
JIRAH
              A 00c0
                       2:26
                                      35
                                            42
JIRON
         EQU
               A 8302
                       2:27
                                      56
               A 07f8
JIVCTRS
         EQU
                       2:28
                                      17
                                                 82
LASTIN1
               A 00c2
                       4:18
                                            76
LASTIN2
               A 00c3
                                      18
                                                 87
                       4:19
LOWISAME
                                      88
               A 06b8 19:95
              A 0007
         EQU
                                      265
                                           266 269
LED
                       4:63
                0515 16:269
                                      265
LEDOFF
               A 0668 18:29
                                      30
LOOP
                 0665 18:27
                                       32
LOOP 1
                                       29
LOV
                03/8
                       9:28
                                            32
MAXICLOCK EQU
                 9090
                       2:20
                                       51
NEHOK
                       5:32
                                       27
                                            30
                                                31
NF CHOOSE
                 0002
                       3:58
                                       18
                 0431 10:23
                                       18
METST
W-67571
                 0435 10:28
                                       30
                                            32
                 10010 2:19
10542 14:154
                                       49
MHICLOCK EQU A 0010
                                       85
                                           123 124 132 135 142 145
MANUFF
MANUFFOR
MANUFFOLY EQU
               A:0586 15:177
                                      170
                 8573 14:164
                                      158
                       3:23
                                      173
                 8054
                 6004
MOFFRE G
                       4:22
                                       33
                                           174 177 306
                 801e
8000
    DLY EQU
                       3:22
                                      160
                                      263
32
300
   MITLAG EGU
                       3:52
               A 00e1 4:19
A 062d 17:305
                                           161 165 302
IN BLYDE
                                           301
                                      267
                 0625 17:300
                                           291
IN DLYON
                                                296
 W OFF
               A 657e 14:170
                                      154
                 60e4 4170
6666 49773
05ec 19:87
                                            73
                                       45
                                                 94
   MIT
                                       65
 WI IZ
                 00c5
                       4:21
                                       67
                                            79 97
EXT
                 633c
                       6:21
                                       25
BODFTDLY EQU
                 8003 . 3:59
                                      109
                 80dd 4:35
                                       62
                                            48
                                                 54
                                                      58
BOUSECHT
                                       41
                 868c 19:64
33
MARCH.
               A 60c6
                       4:22
                                       26
                                                 71
                                                      39
                                                            50
                                                                 51
                                                                       59
                                                                            72
                                                                                 90
                                       70
                                            73
                 80dc
                                                 23
 MACH 2
                        4:34
OSSCITS
                A 00e7
                        5:25
                                       23
                                           290
                                                295
                                                     344
 Œ
          FOL
                  0001
                        2:16
                                      137
                                           139
                                                147
                                                      288
                                                           340
ONFLAG
               A 0004
          EQU
                        3:46
                                                      298
                                                           341
                                                 144
ONTINCTR
                 00ea
                       5:28
                                       38
                                           141
                                      140
ONTINE
          EQU
               A 0078 3:20
CUTBUF
                 05b3 15:219
                                      192
                                           206
               A 0593 15:186
                                      162
                                            164
                                                166
                                                     168 175
                                                                178
CUTPUT
                                       28
                                            54
                                                  35
                                                       38 226 231 240 245 250 251 255 265 266 269 325 329 17
CUTPUTS
               A 00c8 4:24
                                      123
PILOTOFT EQU
               A 0001 3:57
                A 0611 17:287
                                      284
PILOT DL
               A 0623 17:298
                                      288
PILOT_ON
                A 06de 20:16
                                       43
                                            52
                                                  61
                                                       63
PHREV
                                                  18
67
               A 0000
                                       41
                                            55
                                                       35
                                                            70
                                                                109
                                                                      123
                                                                            41
                                                                                  18
PORTA
          EQUI
                       2:17
               A 0001
                                             40
                                                       68
                                                           102
                                                                                110 112 113
                                       36
                                                                103
                                                                           109
                                                                                                 35
                                                                                                       38
PORTE
          EQU
                        2:18
                                                                      106
                                                       99
                                                  80
                                       24
                                             54
                                                            101
                                                                 104
 PLLSES
                  00cb
                        4:27
               A 030f
                                       35
 PAN
                        5:29
 BANCIK 1
                 0326
                        6:44
                                       51
 MACHEZ
                A 032e
                        6:50
                                       46
 RAICHK4
                A 0324
                        6:42
                                       58
                                             55
 RANCHEEK
                A 0339
                        6:60
                                        48
 RANTST
                  00e6
                        3:32
                                       37
 MESET!
                  06b0 19:90
                                       71
                                             74
 MERET2
                A 0664 19:93
                  8302
                                        18
                                             19
 METTY
                       5:21
                  06c8 20:107
                                             59
                                                 102
 RET
                                       22
                  06d4 20:21
                                       21
 MINACE
                  96dd 20:25
 MINAGE 1
                                        23
                                        85
                A 06ff 2:29
 MOVENO
          EQU
                A 00ed 4:29
                                            29
31
 RECURYTE
                                                  49
                                                        22
                                                             24
                                       22
57
25
33
                                ٠.
                A 90c1 4:17
                                                  37
                                                        43
 RTCHIBIT
                A 00c0
 $10.00X
                       4:16
                                             45
                                                  48
                                                        53
                                                             25
                A Mc4 12:37
 1_OFF
                A 80ca 4:26
A 06bc 19:99
                                           .-18
                                       20
68
                                                  19
 SEO60
                                                        21
                                                             22 219 221
                                                                            17
                                                                                 50 105
                                                                                            22
 SECOND'S
                                             80
                A 848f 11:101
                                                  65
 SER IAL
                                        45
                                             56
                A 0527 13:105
A 0606 2:17
A 065b 2:18
 SHORT_N
                                        97
 SIX
           EQU
                                        42
 SIXTY
           EQU
                                        21
                A 04mb 11:18
                                            331
 START
                A Mef 12:21
 STARTX
                                             22
```

5,272,427	
-----------	--

				J											
STRTIMER	EQU	A 000	3:45		127	131	148	287	339						
STRTOVR		- X 160	19:61		57										
ST_TAMER		A Ste	9 5:27		39	92	130	134	293	342					
-wich		A COM	5:24		37	58				542					
SMIRT		A. 043	2 17:306		305	-									
TOR	EQU	A 800			24	40									
_	EQU	A 000			49		21					_			
TCSRMASK		A			47	20	26	29	30	35	36	34	79	21	
TEST		À DOL				78									
TIMERS					60	61	62		60						
		A VOC	14:263		229	Z3 4	243	248	254	255					
TIMERY			20:17		16										
TRAIS			9:22		22										
TRTYES			10:35										•		
MODLYDFF			: 17:284		279	280									
WAITINE	EQU	A 003	3:21		129										
MAIT_OH '		A 0541	14:134		127						•				
MDOG	EQU	A 07ft			23	35	44		-						
WOFFLAGT	EQU	A 900			85	39		48	25						
WOFFLAG2		A 800					97	115	124	280					
MONCTR		A BOok			101	116	284								
MONFLAG	E/W I	A 000X			31	82	86	105	282						
W DLYDFF					78	80	96	102	106	264	279				
			13:109		96										
V_SLYON			13:85		78										
V END			13:123		83	87	93	103	167	113					
W_SMOOFT		A ONTS	13:76		52	54	56	58	65	68					
V_OFF		A 6517	13:96		76				-5	-					
XFER		A OLL			E/										

We claim

1. Apparatus for controlling the energization of a main blower fan motor and an induced draft fan motor based on low voltage AC input signals comprising transformer means for providing a selected low voltage AC power supply from a line voltage AC power source having a selected frequency, means for providing a 5 volt DC power supply.

fan signal on an 5. Apparatus a zener diode ser prevent conduct a selected level.

6. Apparatus for providing a 5 of the fan signal on an selected low voltage are diode ser prevent conduct a selected level.

39

microprocessor means having input ports including an interrupt IRQ port and output ports and having a real time clock, the microprocessor means powered by the 5 volt DC power supply, low voltage input signal lines connected to the input ports and adapted to provide the low voltage AC input signals to the input ports,

relays having contacts relatively movable into and 40 out of engagement with one another is response to selected low voltage AC input signals to the input ports of the microprocessor means, the contacts adapted to energize high power lines coupled to the main blower fan motor and the induced draft 45 fan motor,

the low voltage AC power supply of the transformer means having an AC voltage common connected to the IRQ port, means to detect the falling edge of the AC voltage common wave at the IRQ port and, after a delay of a quarter of an AC wave length, to read the signals at the input ports,

and, in response to the signals at the input ports, means to energize the relay contacts from an output signal at the microprocessor means based on 55 the real time clock so that the output signal is asynchronous relative to the AC power line frequency.

- 2. Apparatus according to claim 1 in which the low voltage AC input signals are 24 volt signals and are each coupled to the input ports of the microprocessor means through a current limiting resistor and selected low voltage AC input signals are connected to the AC voltage AC input signals are connected to the AC voltage AC in overrides a low overrides a low voltage AC in overrides a low volta
- 3. Apparatus according to claim 2 in which the current limiting resistor is 100K ohms.
- 4. Apparatus according to claim 2 in which the output signal include a high speed signal on a high speed signal line and a low speed signal on a low speed signal

25 line for the main blower fan motor and an induced draft fan signal on an induced draft fan signal line.

- 5. Apparatus according to claim 4 further including a zener diode serially connected to the input ports to prevent conduction of current to the input ports below a selected level.
- 6. Apparatus according to claim 2 further including relay driver means interconnected between the output ports and the relays.
- 7. Apparatus according to claim 2 in which one of the low voltage AC input signals is for a main valve input, the main valve input being connected to the AC power source through a pull up resistor.
- adapted to provide the low voltage AC input signals to the input ports, relays having contacts relatively movable into and out of engagement with one another is response to

 8. Apparatus according to claim 1 including means to periodically calibrate the reading of the input ports to assure that the reading is synchronous with the AC power source.
 - 9. Apparatus according to claim 1 in which the low voltage AC input signals are read at the peak of the AC input signal.
 - 10. Apparatus according to claim 9 in which the input ports are read a selected number of times before the microprocessor means generates an output.
 - 11. Apparatus according to claim 1 in which selected time delays determined by the real time clock are provided in the microprocessor means before an output is generated to energize a selected relay.
 - 12. Apparatus according to claim 1 in which the main blower fan motor has a cool speed winding and a heat speed winding and separate relays for energizing each speed winding, the heat speed winding having a selected time delay on and a selected time delay off.
 - 13. Apparatus according to claim 12 in which the cool speed winding is energized instantly upon generating a low voltage AC input signal and has a selected time delay off.
 - 14. Apparatus according to claim 13 in which a low voltage AC input signal for the cool speed winding overrides a low voltage AC input signal for the heat speed winding.
 - 55 15. Apparatus according to claim 13 in which the induced draft fan motor has a selected time delay off.
 - 16. The method of controlling a system having a main blower fan motor with heat and cool speed windings

and an induced draft fan motor responsive to input signals from a thermostat calling respectively for energization of the heat and cool speed windings and energization of the induced draft fan motor, the system having a microprocessor means for receiving the input signals 5 and for generating output signals, the microprocessor means having an IRQ interrupt port and a real time clock, the system having transformer means for transforming line AC voltage to 24 volt AC power for the input signals including a transformer common, rectified 10 24 VAC power to energize relays and 5 volt DC power to power the microprocessor means, and respective separate relays for energizing the heat and cool speed windings and the induced draft fan motor in response to the output signals from the microprocessor means, the 15 method comprising the steps of:

coupling the transformer common to the IRQ interrupt port,

executing a sub-routine on each falling edge of an AC 20 voltage common wave on the transformer common,

the sub-routine comprising the step of waiting one quarter of a wave of the AC voltage common wave and then reading the input signals to the microprocessor means so that the input signals are read at the peak of the AC wave of the input signals synchronously with the AC voltage,

generating an output signal by the microprocessor means in response to respective input signals and 30 the read time clock to coupled the 24 volt DC power to a selected relay asynchronously to the line AC voltage.

17. The method of controlling a system according to claim 16 including the step of calibrating the reading of 35 input signals each time the system is energized by finding an edge of the AC voltage common wave form, counting the real time clock cycles in one complete AC line cycle and deriving one quarter of a wave time period.

18. The method of controlling a system according to claim 17 in which the step of calibrating is performed on a periodic basis every few seconds.

19. The method of controlling a system according to claim 16 including the step of calibrating the reading of input signals on a periodic basis every few seconds that

the system is energized by finding an edge of the AC voltage common wave form, counting the real time clock cycles in one complete AC line cycle and deriving one quarter of a wave time period.

20. Apparatus for controlling the energization of a load based on low voltage AC input signals comprising transformer means for providing a selected low voltage AC power supply from a line voltage AC power source having a selected frequency, means for providing a 5 volt DC power supply.

microprocessor means having input ports including an interrupt IRQ port and output ports and having a real time clock, the microprocessor means powered by the 5 volt DC power supply, low voltage input signal lines connected to the input ports and adapted to provide the low voltage AC input signals to the input ports,

relay means having contacts relatively movable into and out of engagement with one another in response to selected low voltage AC input signals to the input ports of the microprocessor means, the contacts adapted to energize high power lines coupled to the load,

the low voltage AC power supply of the transformer means having an AC voltage common connected to the IRQ port, means to detect the falling edge of the AC voltage common wave at the IRQ port and, after a delay of a quarter of an AC wave length, to read the signals at the input ports,

the low voltage AC input signals being coupled to the input ports of the microprocessor means through current limiting resistors and selected input signals being connected to the AC voltage common through a pull down resistor,

and, based on the input signals at the input ports, means to energize the relay contacts from an output signal of the microprocessor means.

21. Apparatus according to claim 20 in which the low voltage AC input signals are 24 volt signals and the current limiting resistor is 100K ohms.

22. Apparatus according to claim 20 in which one of the input signals is for a main valve input, the main valve input being connected to the AC power supply through pull up resistor.